Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (US20190026249) COMPUTATIONAL ARRAY MICROPROCESSOR SYSTEM USING NON-CONSECUTIVE DATA FORMATTING

Office : United States of America
Application Number: 15920173 Application Date: 13.03.2018
Publication Number: 20190026249 Publication Date: 24.01.2019
Publication Kind : A1
IPC:
G06F 15/80
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
15
Digital computers in general; Data processing equipment in general
76
Architectures of general purpose stored programme computers
80
comprising an array of processing units with common control, e.g. single instruction multiple data processors
CPC:
G06F 15/8023
G06F 7/575
Applicants: Tesla, Inc.
Inventors: Emil Talpes
William McGee
Peter Joseph Bannon
Priority Data:
Title: (EN) COMPUTATIONAL ARRAY MICROPROCESSOR SYSTEM USING NON-CONSECUTIVE DATA FORMATTING
Abstract: front page image
(EN)

A microprocessor system comprises a computational array and a hardware data formatter. The computational array includes a plurality of computation units that each operates on a corresponding value addressed from memory. The values operated by the computation units are synchronously provided together to the computational array as a group of values to be processed in parallel. The hardware data formatter is configured to gather the group of values, wherein the group of values includes a first subset of values located consecutively in memory and a second subset of values located consecutively in memory. The first subset of values is not required to be located consecutively in the memory from the second subset of values.