Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (US20160006478) Apparatus and method to perform a double correlation

Application Number: 14769857 Application Date: 21.02.2014
Publication Number: 20160006478 Publication Date: 07.01.2016
Grant Number: 09660692 Grant Date: 23.05.2017
Publication Kind : B2
Prior PCT appl.: Application Number:PCTGB2014050512 ; Publication Number: Click to see the data
IPC:
H04B 1/709
H04J 3/06
H ELECTRICITY
04
ELECTRIC COMMUNICATION TECHNIQUE
B
TRANSMISSION
1
Details of transmission systems, not covered by a single one of groups H04B3/-H04B13/123; Details of transmission systems not characterised by the medium used for transmission
69
Spread spectrum techniques
707
using direct sequence modulation
709
Correlator structure
H ELECTRICITY
04
ELECTRIC COMMUNICATION TECHNIQUE
J
MULTIPLEX COMMUNICATION
3
Time-division multiplex systems
02
Details
06
Synchronising arrangements
Applicants: Cascoda Limited
Inventors: Wolfgang Bruchner
Agents: Renner, Otto, Boisselle & Sklar, LLP
Priority Data: 1303154.7 22.02.2013 GB
Title: (EN) Apparatus and method to perform a double correlation
Abstract: front page image
(EN)

An apparatus is described for performing a correlation function on a received signal and a plurality of predetermined chip codes from a communication standard. The apparatus comprising: a first plurality of logic gates configured as a multiplier unit operable to receive a signal sampled at a predetermined sampling frequency, and to perform predetermined multiplication operations on the input signal in accordance with the correlation function; a first memory unit operable to receive and store multiplication values from the first plurality of logic gates; a second memory unit having stored therein values from predetermined multiplication operations performed on the plurality of chip codes in accordance with the correlation function; and a second plurality of logic gates configured as an adder unit to receive multiplication values outputted from the first memory unit and the second memory unit and to sum the multiplication values from the first memory unit taking into account the multiplication values in the from the second memory unit.