Processing

Please wait...

Settings

Settings

Goto Application

1. US20150122426 - MULTIPLE BONDING LAYERS FOR THIN-WAFER HANDLING

Office
United States of America
Application Number 14550008
Application Date 21.11.2014
Publication Number 20150122426
Publication Date 07.05.2015
Publication Kind A1
IPC
H01L 21/683
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components
683for supporting or gripping
B32B 38/00
BPERFORMING OPERATIONS; TRANSPORTING
32LAYERED PRODUCTS
BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
38Ancillary operations in connection with laminating processes
B32B 38/10
BPERFORMING OPERATIONS; TRANSPORTING
32LAYERED PRODUCTS
BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
38Ancillary operations in connection with laminating processes
10Removing layers, or parts of layers, mechanically or chemically
B32B 43/00
BPERFORMING OPERATIONS; TRANSPORTING
32LAYERED PRODUCTS
BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
43Operations specially adapted for layered products and not otherwise provided for, e.g. repairing; Apparatus therefor
CPC
H01L 21/6835
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; ; Apparatus not specifically provided for elsewhere
683for supporting or gripping
6835using temporarily an auxiliary support
B32B 43/006
BPERFORMING OPERATIONS; TRANSPORTING
32LAYERED PRODUCTS
BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
43Operations specially adapted for layered products and not otherwise provided for, e.g. repairing; Apparatus therefor
006Delaminating
B32B 38/0008
BPERFORMING OPERATIONS; TRANSPORTING
32LAYERED PRODUCTS
BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
38Ancillary operations in connection with laminating processes
0008Electrical discharge treatment, e.g. corona, plasma treatment; wave energy or particle radiation
B32B 38/10
BPERFORMING OPERATIONS; TRANSPORTING
32LAYERED PRODUCTS
BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
38Ancillary operations in connection with laminating processes
10Removing layers, or parts of layers, mechanically or chemically
Applicants Brewer Science Inc.
Inventors Rama Puligadda
Xing-Fu Zhong
Tony D. Flaim
Jeremy McCutcheon
Title
(EN) MULTIPLE BONDING LAYERS FOR THIN-WAFER HANDLING
Abstract
(EN)

Multiple bonding layer schemes that temporarily join semiconductor substrates are provided. In the inventive bonding scheme, at least one of the layers is directly in contact with the semiconductor substrate and at least two layers within the scheme are in direct contact with one another. The present invention provides several processing options as the different layers within the multilayer structure perform specific functions. More importantly, it will improve performance of the thin-wafer handling solution by providing higher thermal stability, greater compatibility with harsh backside processing steps, protection of bumps on the front side of the wafer by encapsulation, lower stress in the debonding step, and fewer defects on the front side.