Processing

Please wait...

Settings

Settings

Goto Application

1. WO2013186606 - COMPARE AND REPLACE DAT TABLE ENTRY

Publication Number WO/2013/186606
Publication Date 19.12.2013
International Application No. PCT/IB2012/056736
International Filing Date 26.11.2012
IPC
G06F 12/10 2006.1
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
12Accessing, addressing or allocating within memory systems or architectures
02Addressing or allocation; Relocation
08in hierarchically structured memory systems, e.g. virtual memory systems
10Address translation
CPC
G06F 12/1009
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
12Accessing, addressing or allocating within memory systems or architectures
02Addressing or allocation; Relocation
08in hierarchically structured memory systems, e.g. virtual memory systems
10Address translation
1009using page tables, e.g. page table structures
G06F 12/1027
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
12Accessing, addressing or allocating within memory systems or architectures
02Addressing or allocation; Relocation
08in hierarchically structured memory systems, e.g. virtual memory systems
10Address translation
1027using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
G06F 2212/683
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
2212Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
68Details of translation look-aside buffer [TLB]
683Invalidation
G06F 9/30047
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
30003Arrangements for executing specific machine instructions
3004to perform operations on memory
30047Prefetch instructions; cache control instructions
G06F 9/3824
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
38Concurrent instruction execution, e.g. pipeline, look ahead
3824Operand accessing
Applicants
  • INTERNATIONAL BUSINESS MACHINES CORPORATION [US]/[US]
  • IBM UNITED KINGDOM LIMITED [GB]/[GB] (MG)
Inventors
  • GREINER, Dan
  • ROGERS, Robert
  • SITTMANN, Gustav
Agents
  • WILLIAMS, Julian
Priority Data
13/524,46815.06.2012US
Publication Language English (en)
Filing Language English (EN)
Designated States
Title
(EN) COMPARE AND REPLACE DAT TABLE ENTRY
(FR) COMPARAISON ET REMPLACEMENT D'ENTRÉE DE TABLE DAT
Abstract
(EN) A first and a second operand are compared. If they are equal, the contents of register R1 + 1 are stored at the second-operand location, and the specified CPU or CPUs in the configuration are cleared of all TLB table entries of the designated type formed through the use of the replaced entry in storage, and all lower-level TLB table entries formed through the use of the cleared higher-level TLB table entries. A valid DAT table entry is replaced with a new entry, and the Translation Lookaside Buffer (TLB) is purged of any copies of (at least) the single entry on all CPUs in the configuration. If the first and second operands are unequal, the second operand is loaded at the first-operand location. The comparison result is indicated by the condition code. A method, system and a computer program product are provided.
(FR) Selon l'invention, un premier et un second opérande sont comparés. S'ils sont égaux, les contenus du registre R1 + 1 sont stockés à l'emplacement du second opérande, et la ou les CPU désignées dans la configuration sont effacées, d'une part de toutes les entrées de la table TLB du type indiqué créées par l'utilisation de l'entrée remplacée en mémoire, d'autre part de toutes les entrées de la table TLB de niveau inférieur créées par l'utilisation des entrées de la table TLB de niveau supérieur effacées. Une entrée de table DAT valide est remplacée par une nouvelle entrée, et le répertoire de pages actives (TLB) est purgé de toute copie de l'entrée unique (au moins) dans toutes les UCT de la configuration. Si le premier et le second opérande sont inégaux, le second opérande est chargé à l'emplacement du premier opérande. Le résultat de la comparaison est indiqué par le code conditionnel. L'invention concerne également un procédé, un système et un progiciel.
Latest bibliographic data on file with the International Bureau