Processing

Please wait...

Settings

Settings

1. EP1729304 - Space management for managing high capacity nonvolatile memory

Office European Patent Office
Application Number 06076506
Application Date 30.03.2000
Publication Number 1729304
Publication Date 06.12.2006
Publication Kind B1
IPC
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
16
Erasable programmable read-only memories
02
electrically programmable
04
using variable threshold transistors, e.g. FAMOS
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
12
Accessing, addressing or allocating within memory systems or architectures
02
Addressing or allocation; Relocation
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
8
Arrangements for selecting an address in a digital store
12
Group selection circuits, e.g. for memory block selection, chip selection, array selection
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
16
Erasable programmable read-only memories
02
electrically programmable
06
Auxiliary circuits, e.g. for writing into memory
10
Programming or data input circuits
14
Circuits for erasing electrically, e.g. erase voltage switching circuits
16
for erasing blocks, e.g. arrays, words, groups
G11C 16/04
G06F 12/02
G11C 8/12
G11C 16/16
CPC
G11C 8/12
G06F 12/0246
G06F 2212/7205
G06F 2212/7208
G11C 16/04
G11C 16/16
Applicants LEXAR MEDIA INC
Inventors ESTAKHRI PETRO
IMAN BERHANU
GUO MIN
Designated States
Title
(DE) Platzverwaltung zur Verwaltung eines nichtflüchtigen Hochleistungsspeichers
(EN) Space management for managing high capacity nonvolatile memory
(FR) Gestion de l'espace pour la gestion de la mémoire non volatile de haute capacité
Abstract
(EN)
A controller device (10) includes a space manager circuit (28) responsive to address information from a host (22) and operative to read, write and erase information in a nonvolatile memory unit (16) based on the host address information. The space manager circuit (28) assigns a predetermined number of blocks (202,204,206,208) in sequential order to each of the nonvolatile memory device, forms super block, each super block having blocks arranged in parallel, identifies a particular super block having at least two blocks, a first block being located in a first nonvolatile memory device and a second block being located in a second nonvolatile memory device, for erasure of the particular super block.