Processing

Please wait...

Settings

Settings

Goto Application

1. CN102291138 - Stochastic time-digital converter

Office
China
Application Number 201110191203.X
Application Date 08.07.2011
Publication Number 102291138
Publication Date 21.12.2011
Grant Number 102291138
Grant Date 27.11.2013
Publication Kind B
IPC
H03M 1/04
HELECTRICITY
03BASIC ELECTRONIC CIRCUITRY
MCODING, DECODING OR CODE CONVERSION, IN GENERAL
1Analogue/digital conversion; Digital/analogue conversion
04using stochastic techniques
H03M 1/50
HELECTRICITY
03BASIC ELECTRONIC CIRCUITRY
MCODING, DECODING OR CODE CONVERSION, IN GENERAL
1Analogue/digital conversion; Digital/analogue conversion
12Analogue/digital converters
50with intermediate conversion to time interval
CPC
H03M 1/04
HELECTRICITY
03BASIC ELECTRONIC CIRCUITRY
MCODING; DECODING; CODE CONVERSION IN GENERAL
1Analogue/digital conversion; Digital/analogue conversion
04using stochastic techniques
G04F 10/005
GPHYSICS
04HOROLOGY
FTIME-INTERVAL MEASURING
10Apparatus for measuring unknown time intervals by electric means
005Time-to-digital converters [TDC]
Applicants Southeast University
东南大学
Inventors Wu Jianhui
吴建辉
Wang Zixuan
王子轩
Zhang Meng
张萌
Huang Cheng
黄成
Chen Chao
陈超
Huang Fuqing
黄福青
Ji Xincun
吉新村
Jiang Ping
江平
Agents xu fang
南京经纬专利商标代理有限公司 32200
Title
(EN) Stochastic time-digital converter
(ZH) 一种随机时间-数字转换器
Abstract
(EN)
The invention discloses a stochastic time-digital converter, which comprises an input switching circuit, a stochastic time-digital converter (STDC) array and an encoder. A clock circuit inputs two clock signals into the two input ends of the input switching circuit respectively. The input switching circuit transmits the two clock signals input by the clock signal to the two input ends of the STDC array in form of alternate transposition, and simultaneously outputs a triggering control signal to the encoder. Each comparator in the STDC array independently judges the speed of each clock signal, and transmits a judgment result to the encoder for summarization. The encoder outputs the magnitude and plug-minus of a phase difference between the two clock signals. The number of equivalent comparators in the STDC array is multiplied by utilizing the stochastic characteristics of the STDC to maximally eliminate device mismatching and the influence of a process, power voltage and temperature on the circuit; and compared with the conventional STDC circuit, the STDC has the characteristics of hardware saving, low power consumption and small area.

(ZH)

本发明公开了一种随机时间-数字转换器,包括输入切换电路、STDC阵列、编码器,其中时钟电路将两个时钟信号分别输入至输入切换电路的两个输入端,输入切换电路将时钟电路输入的两个时钟信号以轮换交叉换位的形式输送给STDC阵列的两个输入端,并同时输出触发控制信号至编码器;STDC阵列中每个比较器都独立的对两个时钟信号的快慢进行判断,并将判断结果送入编码器汇总处理,编码器输出两个时钟信号的相位差的大小和正负。本发明并利用STDC的随机特性,使STDC阵列中的等效比较器数量翻倍,最大程度的消除器件失配和工艺、电源电压、温度对电路的影响,相对于传统的STDC电路具有节省硬件,功耗低,面积小的特点。

Also published as