PATENTSCOPE will be unavailable a few hours for maintenance reason on Tuesday 19.11.2019 at 4:00 PM CET
Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (CN102292813) System and method for isolated NMOS-based ESD clamp cell

Office : China
Application Number: 200980155230.2 Application Date: 07.12.2009
Publication Number: 102292813 Publication Date: 21.12.2011
Grant Number: Grant Date: 25.02.2015
Publication Kind : B
Prior PCT appl.: Application Number:PCTUS2009066984 ; Publication Number:2010074939 Click to see the data
IPC:
H01L 23/62
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
23
Details of semiconductor or other solid state devices
58
Structural electrical arrangements for semiconductor devices not otherwise provided for
62
Protection against overcurrent or overload, e.g. fuses, shunts
CPC:
H01L 27/0266
H01L 2224/48091
H01L 2224/48464
H01L 2924/1305
H01L 2924/13091
Applicants: 美国亚德诺半导体公司
Inventors: D·弗莱伊
朱海阳
Agents: 中国国际贸易促进委员会专利商标事务所 11038
Priority Data: 12/534,988 04.08.2009 US
61/122,855 16.12.2008 US
Title: (EN) System and method for isolated NMOS-based ESD clamp cell
(ZH) 用于基于隔离型NMOS的ESD箝位单元的系统和方法
Abstract: front page image
(EN) The invention is directed to a protection circuit for protecting IC chips against ESD. An ESD protection circuit for an integrated circuit chip may comprise an isolated NMOS transistor, which may comprise an isolation region isolating a backgate from a substrate, and a first and second doped regions and a gate formed on the backgate. The ESD protection circuit may further comprise a first terminal to connect the isolation region to a first electrical node, and a second terminal to connect the second doped region to a second electrical node. The first electrical node may have a higher voltage level than the second electrical node, and the gate and backgate may be coupled to the second terminal.
(ZH)

本发明涉及一种用于保护IC芯片免受ESD的保护电路。集成电路芯片的ESD保护电路可以包括隔离型NMOS晶体管,该隔离型NMOS晶体管可以包括将背栅与衬底隔离的隔离区域、以及形成在背栅上的第一和第二掺杂区域以及栅。ESD保护电路还可以包括用于将隔离区域连接到第一电节点的第一端子、以及用于将第二掺杂区域连接到第二电节点的第二端子。第一电节点可以具有比第二电节点高的电压电平,并且栅和背栅可以耦合到第二端子。


Also published as:
EP2377155JP2012512544WO/2010/074939