Processing

Please wait...

Settings

Settings

Goto Application

1. US20210064256 - Power optimization for memory subsystems

Note: Text based on automatic Optical Character Recognition processes. Please use the PDF version for legal matters

[ EN ]

Claims

1. A method comprising:
initializing a drive strength value of a memory subsystem to a first level;
executing an operation on the memory subsystem with the drive strength at the first level;
determining that a bit error rate occurring in the memory subsystem as a result of executing the operation satisfies a threshold value;
in response to determining that the bit error rate satisfies the threshold value, increasing the drive strength value of the memory subsystem to a second level;
determining an updated bit error rate based on re-executing the operation at the increased drive strength;
determining that the updated bit error rate satisfies the threshold value;
in response to determining that the updated bit error rate satisfies the threshold value, decreasing the drive strength value of the memory subsystem to the first level.
2. The method of claim 1, further comprising:
executing a subsequent operation with the drive strength value set at the first level;
determining that a subsequent bit error rate occurring in the memory subsystem as a result of executing the subsequent operation satisfies the threshold value;
in response to determining that the subsequent bit error rate satisfies the threshold value, increasing the drive strength value of the memory subsystem to the second level;
determining, based on re-executing the subsequent operation at the increased drive strength value, that the bit error rate is within the threshold value;
maintaining the drive strength value of the memory subsystem at the second level for one or more operations following the subsequent operation; and
returning results of re-executing the subsequent operation at the increased drive strength value to a host system.
3. The method of claim 1, further comprising:
applying an error correcting code (ECC) to correct bit errors detected in data of the re-executed operation; and
returning the corrected data to a host system.
4. The method of claim 2, further comprising:
detecting an occurrence of a power event in a host system; and
in response to detecting the power event, re-initializing the drive strength value of the memory subsystem to the first level.
5. The method of claim 4, wherein the power event comprises at least one of a sleep event, a power off event, or a reset event triggered by the host system.
6. The method of claim 4, wherein the power event is a timer-based event triggered by the host system or an event that is triggered when a threshold number of operations have been executed on the memory subsystem.
7. A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to:
initialize a drive strength value of a memory subsystem to a first level;
execute an operation on the memory subsystem with the drive strength at the first level;
determine that a bit error rate occurring in the memory subsystem as a result of executing the operation on the memory subsystem satisfies a threshold value;
in response to determining that the bit error rate satisfies the threshold value, increase the drive strength value of the memory subsystem to a second level;
re-execute the operation at the increased drive strength value of the memory subsystem;
determine, based on re-executing the operation at the increased drive strength value, that an updated bit error rate satisfies the threshold value; and
in response to determining that the updated bit error rate satisfies the threshold value, decrease the drive strength value of the memory subsystem to the first level.
8. The non-transitory computer-readable storage medium of claim 7, wherein the processing device is further configured to:
execute a subsequent operation with the drive strength value at the first level;
determine that a subsequent bit error rate occurring in the memory subsystem as a result of executing the subsequent operation satisfies the threshold value;
in response to determining that the subsequent bit error rate satisfies the threshold value, increase the drive strength value of the memory subsystem to the second level;
determine, based on re-executing the subsequent operation at the increased drive strength value, that the bit error rate does not satisfy the threshold value;
maintain the drive strength value of the memory subsystem at the second level for one or more operations following the subsequent operation; and
return results of re-executing the subsequent operation at the increased drive strength value to a host system.
9. The non-transitory computer-readable storage medium of claim 7, wherein the processing device is further configured to:
apply an error correcting code (ECC) to correct bit errors detected in data of the re-executed operation; and
return the corrected data to a host system.
10. The non-transitory computer-readable storage medium of claim 8, wherein the processing device is further configured to:
detect an occurrence of a power event in the host system; and
in response to detecting the power event, re-initialize the drive strength value of the memory subsystem to the first level.
11. The non-transitory computer-readable storage medium of claim 10, wherein the power event comprises at least one of a sleep event, a power off event, or a reset event triggered by the host system.
12. The non-transitory computer-readable storage medium of claim 10, wherein the power event is a timer-based event triggered by the host system or an event that is triggered when a threshold number of operations have been executed on the memory subsystem.
13. A system comprising:
a memory component; and
a processing device, operatively coupled with the memory component, to:
initialize a drive strength value of a memory subsystem to a first level;
execute an operation on the memory subsystem with the drive strength at the first level;
determine that a bit error rate occurring in the memory subsystem as a result of executing the operation satisfies a threshold value; and
in response to determining that the bit error rate satisfies the threshold value, increase the drive strength value of the memory subsystem to a second level;
re-executing the operation at the increased drive strength;
determine an updated bit error rate based on re-executing the operation at the increased drive strength;
determine that the updated bit error rate satisfies the threshold value;
in response to determining that the updated bit error rate satisfies the threshold value, decrease the drive strength value of the memory subsystem to the first level.
14. The system of claim 13, wherein the processing device is further to:
execute a subsequent operation with the drive strength value set at the first level;
determine that a subsequent bit error rate occurring in the memory subsystem as a result of executing the subsequent operation satisfies the threshold value;
in response to determining that the subsequent bit error rate satisfies the threshold value, increase the drive strength value of the memory subsystem to the second level;
determine, based on re-executing the subsequent operation at the increased drive strength value, that the bit error rate is within the threshold value; and
maintain the drive strength value of the memory subsystem at the second level for one or more operations following the subsequent operation; and
return results of re-executing the subsequent operation at the increased drive strength value to a host system.
15. The system of claim 14, wherein the processing device is further to:
apply an error correcting code (ECC) to correct bit errors detected in data of the re-executed operation; and
return the corrected data to a host system.
16. The system of claim 14, wherein the processing device is further configured to:
detect an occurrence of a power event in the host system; and
in response to detecting the power event, re-initialize the drive strength value of the memory subsystem to the first level.
17. The system of claim 16, wherein the power event comprises at least one of a sleep event, a power off event, or a reset event triggered by the host system.
18. The system of claim 16, wherein the power event is a timer-based event triggered by the host system or an event that is triggered when a threshold number of operations have been executed on the memory subsystem.