WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
maximize
Machine translation
1. (WO2006084783) CONNECTION ERROR AVOIDANCE IN APPARATUS CONNECTED TO A POWER SUPPLY
Note: Text based on automatic Optical Character Recognition processes. Please use the PDF version for legal matters

CLAIMS

1. A logic arrangement for reducing incidence of errors in connections between a power consumer apparatus operable to draw a load and a power supply apparatus, the logic arrangement comprising:

a pattern-generating component for generating an identifiable pattern for a patterned load to be drawn from a power supply connection; and

a testing component at said power consumer apparatus for testing across a signal connection for a responsive supply to satisfy demand for said patterned load by said power supply apparatus.

2. The logic arrangement as claimed in claim 1, wherein said power consumer apparatus is a data storage apparatus and wherein said power supply apparatus is an intelligent UPS apparatus.

3. The logic arrangement as claimed in claim 1 or claim 2, wherein said pattern-generating component generates an identifiable bit-pattern.

4. The logic arrangement as claimed in any of claims 1 to 3, wherein said testing component tests for an identifiable bit-pattern encoded in said responsive supply using a midpoint crossing detection technique.

5. The logic arrangement as claimed in any of claims 1 to 3, wherein said testing component tests for an identifiable bit-pattern encoded in said responsive supply using a rising curve detection technique.

6. A method of operating a logic arrangement for reducing incidence of errors in connections between a power consumer apparatus operable to draw a load and a power supply apparatus, the method comprising steps of:

generating, by a pattern-generating component, an identifiable pattern for a patterned load to be drawn from a power supply connection; and

testing, by a testing component at said power consumer apparatus, across a signal connection for a responsive supply to satisfy demand for said patterned load by said power supply apparatus.

7. The method as claimed in claim 6, wherein said power consumer apparatus is a data storage apparatus, and wherein said power supply apparatus is an intelligent UPS apparatus.

8. The method as claimed in claim 6 or claim 7, wherein said testing component tests for an identifiable bit-pattern encoded in said responsive supply using a midpoint crossing detection technique.

9. The method as claimed in claim 6 or claim 7, wherein said testing component tests for an identifiable bit-pattern encoded in said responsive supply using a rising curve detection technique.

10. A computer program comprising computer program code to, when loaded onto a computer system and executed thereon, cause said computer system to perform all the steps of a method according to any one of claims 6 to 9.

AMENDED CLAIMS
received by the International Bureau on
22 november 2006 (22.11.2006)

1. A logic arrangement in a power consumer apparatus for reducing incidence of errors in connections between said power consumer apparatus operable to draw a load and a power supply apparatus capable of varying the power supplied, the logic arrangement comprising:

a pattern-generating component for generating an identifiable pattern for a patterned load to be drawn from a power supply connection;

a load-drawing component for drawing said patterned load from said power supply connection; and

a testing component at said power consumer apparatus for testing across a signal connection for a responsive supply to satisfy demand for said patterned load by said power supply apparatus; wherein

a positive result of said testing by said testing component indicates a correct configuration.

2. The logic arrangement as claimed in claim 1, wherein said power consumer apparatus is a data storage apparatus and wherein said power supply apparatus is an intelligent UPS apparatus .

3. The logic arrangement as claimed in claim 1 or claim 2 , wherein said pattern-generating component generates an identifiable bit-pattern.

4. The logic arrangement as claimed in any of claims 1 to 3 , wherein said testing component tests for an identifiable bit-pattern encoded in said responsive supply using a midpoint crossing detection technique.

5. The logic arrangement as claimed in any of claims 1 to 3 , wherein said testing component tests for an identifiable bit-pattern encoded in said responsive supply using a rising curve detection technique.

6. A method of operating a logic arrangement in a power consumer apparatus for reducing incidence of errors in connections between said power consumer apparatus operable to draw a load and a power supply apparatus capable of varying the power supplied, the method comprising steps of: 17

generating, by a pattern-generating component, an identifiable pattern for a patterned load to be drawn from a power supply connection;
drawing, by a load-drawing component, said patterned load from said power supply connection; and

testing, by a testing component at said power consumer apparatus, across a signal connection for a responsive supply to satisfy demand for said patterned load by said power supply apparatus; wherein

a positive result of said testing by said testing component indicates a correct configuration.

7. The method as claimed in claim 6 , wherein said power consumer apparatus is a data storage apparatus, and wherein said power supply apparatus is an intelligent UPS apparatus.

8. The method as claimed in claim 6 or claim 7 , wherein said testing component tests for an identifiable bit-pattern encoded in said responsive supply using a midpoint crossing detection technique.

9. The method as claimed in claim 6 or claim 7, wherein said testing component tests for an identifiable bit-pattern encoded in said responsive supply using a rising curve detection technique.

10. A computer program comprising computer program code to, when loaded onto a computer system and executed thereon, cause said computer system to perform all the steps of a method according to any one of claims 6 to 9.