

From the INTERNATIONAL BUREAU

PCTNOTIFICATION CONCERNING
DOCUMENTS TRANSMITTED

To:

European Patent Office
Postbus 5818
Patentlaan 2
2280 HV RIJSWIJK
PAYS-BAS

in its capacity as designated Office

Date of mailing (<i>day/month/year</i>) 16 August 2019 (16.08.2019)	
International application No. PCT/IN2019/050437	International filing date (<i>day/month/year</i>) 07 June 2019 (07.06.2019)
Applicant VARROC ENGINEERING LIMITED	

The International Bureau transmits herewith the following number of copy(ies) of the:

1 other document(s): **R.47.4**

The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland	Authorized officer Cruz Juan e-mail pct.team1@wipo.int Telephone No. +41 22 338 74 01
---	---

PCT REQUEST

(Original in Electronic Form)

0	For receiving Office use only	
0-1	International Application No.	PCT/IN2019/050437
0-2	International Filing Date	07 June 2019 (07.06.2019)
0-3	Name of receiving Office and "PCT International Application"	RO/IN
0-4	Form PCT/RO/101 PCT Request	
0-4-1	Prepared Using	ePCT-Filing Version 4.5.007 MT/FOP 20190605/1.1
0-5	Petition	
	The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty	
0-6	Receiving Office (specified by the applicant)	Indian Patent Office (RO/IN)
0-7	Applicant's or agent's file reference	ADH-NIR-002
I	Title of Invention	A CIRCUIT FOR GENERATING A CONTROL VOLTAGE DEPENDING ON VOLTAGE PHASE OF AN INPUT SIGNAL
II	Applicant	
II-1	This person is	Applicant only
II-2	Applicant for	All designated States
II-4	Name	VARROC ENGINEERING LIMITED
II-5	Address	L-4, MIDC, Waluj, Aurangabad-431136, Maharashtra, India 431136 Aurangabad India
II-6	State of nationality	IN
II-7	State of residence	IN
III-1	Applicant and/or inventor	
III-1-1	This person is	Inventor only
III-1-3	Inventor for	All designated States
III-1-4	Name (LAST, First)	SHARMA, Anupam
III-1-5	Address	Mhalasa Bungalow Lane 4, Veerabhadra Nagar, Baner Pune 411045 Maharashtra India 411045 Pune India

PCT REQUEST

(Original in Electronic Form)

III-2	Applicant and/or inventor	
III-2-1	This person is	Inventor only
III-2-3	Inventor for	All designated States
III-2-4	Name (LAST, First)	JALAL, Nafish
III-2-5	Address	House no 449 Deshmukh Moholla Mahad, Raigadh 402301 Maharashtra India 402301 Mahad, Raigadh India
IV-1	Agent or common representative; or address for correspondence	
	The person identified below is hereby/ has been appointed to act on behalf of the applicant(s) before the competent International Authorities as:	Agent
IV-1-1	Name	KHAITAN & CO
IV-1-2	Address	One Indiabulls Centre, 13th Floor 841, Senapati Bapat Marg Elphinstone Road Mumbai 400013, Maharashtra, India 400013 MUMBAI India
IV-1-3	Telephone No.	91 22 66365000
IV-1-4	Facsimile No.	91 22 66365050
IV-1-5	e-mail	kcopatents@khaitanco.com
IV-1-5(a)	E-mail authorization The receiving Office, the International Searching Authority, the International Bureau and the International Preliminary Examining Authority are authorized to use this e-mail address, if the Office or Authority so wishes, to send notifications issued in respect of this international application:	exclusively in electronic form (no paper notifications will be sent)
IV-1-6	Agent's registration No.	IN/PA-1086
V	DESIGNATIONS	
V-1	The filing of this request constitutes under Rule 4.9(a), the designation of all Contracting States bound by the PCT on the international filing date, for the grant of every kind of protection available and, where applicable, for the grant of both regional and national patents.	
VI-1	Priority claim of earlier national application	
VI-1-1	Filing date	07 December 2018 (07.12.2018)
VI-1-2	Number	201821046452
VI-1-3	Country or Member of WTO	IN

PCT REQUEST

(Original in Electronic Form)

VI-2	Priority document request The receiving Office is requested to prepare and transmit to the International Bureau a certified copy of the earlier application(s) identified above as item(s):	VI-1	
VI-3	Incorporation by reference : where an element of the international application referred to in Article 11(1)(iii)(d) or (e) or a part of the description, claims or drawings referred to in Rule 20.5(a) is not otherwise contained in this international application but is completely contained in an earlier application whose priority is claimed on the date on which one or more elements referred to in Article 11(1)(iii) were first received by the receiving Office, that element or part is, subject to confirmation under Rule 20.6, incorporated by reference in this international application for the purposes of Rule 20.6.		
VII-1	International Searching Authority Chosen	Indian Patent Office (ISA/IN)	
VIII	Declarations	Number of declarations	
VIII-1	Declaration as to the identity of the inventor	-	
VIII-2	Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent	1	
VIII-3	Declaration as to the applicant's entitlement, as at the international filing date, to claim the priority of the earlier application	-	
VIII-4	Declaration of inventorship (only for the purposes of the designation of the United States of America)	-	
VIII-5	Declaration as to non-prejudicial disclosures or exceptions to lack of novelty	-	

PCT REQUEST

(Original in Electronic Form)

VIII-2-1	<p>Declaration: Entitlement to apply for and be granted a patent Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent (Rules 4.17(ii) and 51bis.1(a)(ii)), in a case where the declaration under Rule 4.17(iv) is not appropriate: Name (LAST, First)</p>	<p>In relation to this international application</p> <p>VARROC ENGINEERING LIMITED is entitled to apply for and be granted a patent by virtue of the following:</p>
VIII-2-1 (iv)		<p>an assignment from SHARMA, Anupam to VARROC ENGINEERING LIMITED, dated 07 June 2019 (07.06.2019)</p>
VIII-2-1 (iv)		<p>an assignment from JALAL, Nafish to VARROC ENGINEERING LIMITED, dated 07 June 2019 (07.06.2019)</p>

PCT REQUEST

(Original in Electronic Form)

IX	Check list	Number of sheets	Electronic file(s) attached
IX-1	Request (including declaration sheets)	6	✓
IX-2	Description	9	✓
IX-3	Claims	2	✓
IX-4	Abstract	1	✓
IX-5	Drawings	4	✓
IX-7	TOTAL	22	
Accompanying Items		Paper document(s) attached	Electronic file(s) attached
IX-8	Fee calculation sheet	-	✓
IX-20	Figure of the drawings which should accompany the abstract	Fig 2	
IX-21	Language of filing of the international application	English	
IX-22	The receiving Office is requested to make this international application available to the Priority Document Access Service (DAS) (provided that an international application number and international filing date is accorded to this purported international application.)	Yes	
X-1	Signature of applicant, agent or common representative	/ADHEESH NARGOLKAR/	
X-1-1	Name	KHAITAN & CO	
X-1-2	Name of signatory	ADHEESH NARGOLKAR	
X-1-3	Capacity (if such capacity is not obvious from reading the request)	PARTNER	

FOR RECEIVING OFFICE USE ONLY

10-1	Date of actual receipt of the purported international application	07 June 2019 (07.06.2019)
10-2	Drawings:	
10-2-1	Received	
10-2-2	Not received	
10-3	Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application	
10-4	Date of timely receipt of the required corrections under PCT Article 11(2)	
10-5	International Searching Authority	ISA/IN
10-6	Transmittal of search copy delayed until search fee is paid	

PCT REQUEST

(Original in Electronic Form)

FOR INTERNATIONAL BUREAU USE ONLY

11-1	Date of receipt of the record copy by the International Bureau	
------	--	--

TITLE OF THE INVENTION**A Circuit for Generating a Control Voltage Depending on Voltage Phase of an Input Signal****FIELD OF THE INVENTION**

[001] The invention relates generally to a circuit for generating a control voltage depending on voltage phase of an input signal.

5 BACKGROUND OF THE INVENTION

[002] Phase detectors are typically used to detect phase of an input signal having a positive voltage phase and a negative voltage phase. While phase detectors are found in a myriad of electronic applications, one typical application of phase detector is found in shunt regulator rectifier. A schematic diagram illustrating a conventional shunt regulator rectifier 100 configured to convert a 3-phase AC input into a DC output is shown in Figure 1. As shown, a first rectification unit 110, 112, 114 and a second rectification unit are connected to each of the phase R, Y, B of the AC input. The first rectification unit has a FET or a diode configured to rectify positive cycle of the AC input. The second rectification unit has a MOSFET 120, 122, 124 configured to rectify negative cycle of the AC input and to shunt the AC input in case output voltage of the shunt regulator rectifier exceeds a predefined voltage. Accordingly, the shunt regulator rectifier operates in two modes. In mode one, when the output is below a predefined voltage, the AC input is rectified and passed on to the output. In mode two, when the output is above a predefined voltage, AC input is shunted.

20 [003] A gate driver 130, 132, 134 is provided and configured to receive inputs from a phase detector 140, 142, 144 and a shunt controller 160, 162, 164 to control operation of the MOSFET. A voltage detector 150 is provided and configured to detect output voltage of the shunt regulator

rectifier. The voltage detector provides a suitable signal to the shunt controller to commence second mode in case the output voltage is more than the predefined threshold voltage. The phase detector is configured to receive the AC input and detect whether the incoming phase is in positive half or in negative half of its cycle. Based on the phase of the AC input, a suitable signal is provided to the gate driver. Outputs from the shunt controller and phase detector are OR'ed 5 170, 172, 174 and provided to the gate driver. Accordingly, either the shunt controller or the phase detector may control the operation of the MOSFET.

[004] It may be noted that during rectification of negative half of the AC input, the phase 10 detector gives a suitable signal to the gate driver to turn the MOSFET ON to minimize voltage drop across its terminals, thereby reducing the heat generated in the MOSFET. Accordingly, appropriate detection of phase of the AC input in a shunt regulator rectifier is an important feature.

15 [005] While the phase detector detects phase of AC input and provides a corresponding signal to the gate driver, it is observed that the phase detectors invariably have instability in their output around zero crossing of the phase input. When a phase detector detects that a phase is entering negative half of cycle, it commands the gate driver to turn ON MOSFET. Thus, when MOSFET is turned ON, it brings potential of the phase very close to ground voltage. Consequently, the 20 phase detector tends to turn OFF its command because it does not see the phase voltage to be negative anymore. As soon as this command is withdrawn, the phase voltage goes negative again causing the phase detector to turn ON the MOSFET. This phenomenon continues over and over till the phase voltage enters deep into negative cycle. This instability causes the output of the phase detector to rapidly switch its output high and low during each transition of the phase from 25 positive cycle to negative cycle and vice-versa. Consequently, such unstable input to gate driver

will cause instability in the MOSFET thereby creating uncertainty in working of the shunt regulator rectifier. This can also cause failure of the MOSFET

[006] In view of the above, there is a need in the art to address at-least the aforementioned
5 shortcomings.

SUMMARY OF THE INVENTION

[007] Accordingly, the present invention in one aspect provides a circuit for generating a control voltage depending on voltage phase of an input signal. The circuit includes a first NPN-
10 type transistor having a base, an emitter and a collector; a diode; a second NPN-type transistor having a base, an emitter and a collector; a Zener diode and a capacitor. The base and the collector of the first transistor are connected to a reference potential supplied by a DC voltage source. Anode of the diode is connected to base of the first transistor and cathode of the diode receives the input signal. The collector of the second transistor is connected to the reference
15 potential supplied by the DC voltage source and provides the control voltage. Anode of the Zener diode is connected to the base of the second transistor and cathode of the Zener diode connected to the collector of the first transistor. The capacitor is connected between cathode of the Zener diode and ground terminal. During positive half cycle of the input signal, the diode is reverse biased and thus the reference voltage is applied to the base of the first transistor causing
20 the first transistor to turn ON as a result of which the Zener diode remains in inactive mode as voltage across the capacitor remains zero causing the second transistor to be remain OFF whereby the circuit outputs a high control voltage at the collector of the second transistor. During negative half cycle of the input signal, the diode is forward biased causing the first transistor to turn OFF as a result of which the reference voltage is applied across the capacitor
25 and the Zener diode starts conducting when voltage across the capacitor reaches to breakdown

voltage of the Zener diode causing the second transistor to turn ON whereby the circuit outputs a low control voltage at the collector of the second transistor.

[008] In an embodiment of the invention, the base and the collector of the first transistor are
5 connected to the DC voltage source through respective resistors.

[009] Yet, in another embodiment of the invention, the collector of the second transistor is connected to the DC voltage source through a resistor.

10 [010] In another aspect, the present invention provides a regulator rectifier having a first rectification unit configured to rectify positive cycle of an AC input; a second rectification unit configured to rectify negative cycle of the AC input; the circuit as claimed in claim 1; and a driver unit connected to collector of the second transistor and configured to trigger the second rectification unit during negative cycle of the AC input whereby the second rectification unit
15 rectifies the negative cycle of the AC input.

BRIEF DESCRIPTION OF THE DRAWINGS

[011] Reference will be made to embodiments of the invention, examples of which may be illustrated in accompanying figures. These figures are intended to be illustrative, not limiting.

20 Although the invention is generally described in context of these embodiments, it should be understood that it is not intended to limit the scope of the invention to these particular embodiments.

[012] Figure 1 is a schematic diagram illustrating a conventional shunt regulator rectifier
25 configured to convert a 3-phase AC input into a DC output.

[013] Figure 2 is a schematic diagram illustrating a circuit for generating a control voltage depending on phase of an input signal in accordance with an embodiment of the invention.

[014] Figure 3 is a schematic diagram illustrating a shunt regulator rectifier having a circuit for generating a control voltage depending on phase of an input signal in accordance with an embodiment of the invention.

[015] Figure 4 shows waveforms for illustrating operation of the circuit shown in Figure 3.

10 DETAILED DESCRIPTION OF THE INVENTION

[016] The present invention is directed towards a circuit for generating a control voltage depending on phase of an input signal.

[017] Figure 2 is a schematic diagram illustrating a circuit for generating a control voltage depending on phase of an input signal in accordance with an embodiment of the invention. Referring to Figure 2, the circuit comprises a first transistor 210 having a base, an emitter and a collector, a second transistor 220 having a base, an emitter and a collector, a capacitor 230, a Zener diode 240 and a diode 250.

[018] Collector of the first transistor 210 is connected to a reference potential supplied by a DC voltage source V_{dd} through a current limiting resistor 270 and base is connected to the DC voltage source V_{dd} through a current limiting resistor 280. Collector of the second transistor 220 is connected to the DC voltage source V_{dd} through a current limiting resistor 260 and base is connected to anode of the Zener diode 240. Emitters of transistors 210, 220 are respectively grounded or connected directly to negative terminal of voltage source V_{dd} . Capacitor 230 is connected to the voltage source V_{dd} through resistor 270. Cathode of the Zener diode 240 is

connected to the capacitor 230 such that the Zener diode 240 starts conducting only when the voltage across the capacitor 230 reaches breakdown voltage of the Zener diode 240. Anode of diode 250 is connected to base of the first transistor 210 and to the voltage source V_{dd} through the resistor 280. Input AC signal is provided to cathode terminal of the diode 250 and output
5 voltage is obtained from collector terminal of the second transistor 220.

[019] Working of the circuitry shown in Figure 2 will now be described hereinafter. During positive half cycle of the input AC signal, diode 250 is reverse biased and thus voltage V_{dd} is applied to base of the first transistor 210 through the current limiting resistor 280 causing the
10 first transistor to conduct thereby turning it ON. Consequently, the first transistor 210 enters into saturation mode whereby collector of the first transistor 210 will be approximately at zero potential. As a result, voltage across the capacitor 230 will be nearly zero and thus the Zener diode 240 will remain in inactive mode due to which base of the second transistor 220 will be at zero potential. Since base of the second transistor 220 is at zero voltage, the second transistor
15 220 remains in an OFF condition whereby causing the collector of the second transistor 220 to be at high potential, i.e. at voltage V_{dd} . Referring to Figure 3, output of the circuit 200 is obtained from collector of the second transistor 220 and provided to a driver unit 180. Since the second rectification unit 120 comprises of a MOSFET, the driver unit 180 is a gate driver 180. The gate driver 180 is configured to receive signal from the collector of the second transistor 220 and
20 trigger the second rectification unit 120 based on the signal received from the collector of the second transistor 220. In this regard, the gate driver 180 is configured to turn OFF the MOSFET when collector is at high potential. Accordingly, when second transistor 220 is in OFF condition the collector of the second transistor 220 remains at high potential whereby the gate driver 180 turns OFF the MOSFET.

[020] When the input signal enters negative half of the cycle, diode 250 starts conducting in forward bias mode. As a result, potential at base of the first transistor 210 falls to zero and thus first transistor 210 is turned OFF. Accordingly, voltage V_{dd} is applied across the capacitor 230 whereby the capacitor 230 starts charging through the current limiting resistor 270. When voltage across the capacitor 230 reaches breakdown voltage of the Zener diode 240, Zener diode 240 starts conducting. At this stage, potential at base of the second transistor 220 rises causing the second transistor 220 to turn ON. Consequently, the second transistor 220 enters into saturation mode whereby collector of the second transistor 220 will be approximately at zero potential. Referring to Figure 3, output of the circuit 200 is obtained from collector of the second transistor 220 and provided to the gate driver 180. As described hereinbefore, the gate driver 180 is configured to receive signal from the collector of the second transistor 220 and trigger the second rectification unit 120 based on the signal received from the collector of the second transistor 220. In this regard, the gate driver 180 is configured to turn ON the MOSFET when collector is at low potential. Accordingly, when second transistor 220 is in ON condition the collector of the second transistor 220 remains at low potential whereby the gate driver 180 turns ON the MOSFET.

[021] It may be noted that while the invention herein has been described assuming that logic low input to the gate driver will turn ON the MOSFET and logic high input to the gate drive unit will turn OFF the MOSFET, however it will be apparent to a person skilled in the art that any other logic may be implemented to achieve the operation of the MOSFET.

[022] Now, reference is made to Figure 4 which shows waveform for illustrating the operation of the circuit shown in Figure 3. As shown, waveform A represents input signal in the form of a sine wave, waveform B represents gate voltage of MOSFET 120, waveform C represents voltage at collector of first transistor 210 and waveform D represents voltage at collector of second

transistor 220. Referring to Figures 3 & 4 together, it can be seen that when the input signal starts going into negative cycle from positive cycle (as shown in waveform A), as described hereinbefore, voltage at collector of the first transistor 210 starts rising (shown in waveform C). Accordingly, voltage V_{dd} is applied across the capacitor 230 and the capacitor 230 starts charging. When voltage across the capacitor 230 reaches to breakdown voltage of the Zener diode 240, the Zener diode 240 starts conducting thereby switching the second transistor 220 ON and bringing the collector voltage of the second transistor 220 to approximately at zero potential (as shown in waveform D). As a result, the MOSFET 120 is switched ON (as shown in waveform B). It may be noted that after the input signal enters in negative cycle and before a low logic voltage is provided by the circuit 200 to the gate driver 180, the capacitor 230 is required to be charged and the Zener diode 240 is required to conduct. Accordingly, there is a time delay caused by the capacitor 230 (shown as 'X' in Figure 4) and the Zener diode 240 (shown as 'Y' in Figure 4) in providing a logic low voltage to the gate driver 180. As long as the input signal remains in negative cycle, as shown in Figure 4, voltage at collector of the first transistor 210 remains at high potential and voltage at collector of the second transistor 220 remains at low potential.

[023] Referring again to Figures 3 & 4 together, it can be seen that when the input signal starts going into positive cycle from negative cycle (as shown in waveform A), as described hereinbefore, diode 250 goes into reverse bias mode and thus voltage V_{dd} is applied to base of the first transistor 210 causing the first transistor 210 to turn ON. As a result voltage at collector of the first transistor 210 starts falling (as shown in waveform C). Consequently, capacitor 230 starts discharging and when voltage across the capacitor 230 goes below breakdown voltage of the Zener diode 240, the Zener diode 240 stops conducting causing the second transistor 220 to turn OFF. As a result, voltage at collector of the second transistor 220 starts (as shown in waveform D) rising causing the gate driver 180 to switch OFF the MOSFET 120 (as shown in

waveform B). It may be noted that after the input signal enters in positive cycle and before a high logic voltage is provided by the circuit 200 to the gate driver 180, the capacitor 230 is required to be discharged below the breakdown voltage of the Zener diode 240. Accordingly, there is a time delay caused by the capacitor 230 (shown as 'Z' in Figure 4) in providing a logic high voltage to the gate driver 180. As long as the input signal remains in positive cycle, as shown in Figure 4, voltage at collector of the first transistor 210 remains at low potential and voltage at collector of the second transistor 220 remains at high potential.

[024] Advantageously, the circuit according to present invention causes a delay in providing a change in command signal to the gate driver whenever the input signal goes into a negative cycle or a positive cycle. Further, once a command signal has been provided by the circuit of the present invention, the command signals remains the same until there is a change in cycle of the input signal. In view of these, the circuit provides a stable input to the gate driver and thereby obviating the instability in operation of MOSFET. This eventually brings certainty in functioning of the shunt regulator rectifier.

[025] The foregoing description of the invention has been set merely to illustrate the invention and is not intended to be limiting. Since the modifications of the disclosed embodiments incorporating the spirit and substance of the invention may occur to the person skilled in the art, the invention should be construed to include everything within the scope of the disclosure.

CLAIMS:

1. A circuit for generating a control voltage depending on voltage phase of an input signal, the circuit comprising:
 - a first transistor having a base, an emitter and a collector, the base and the collector of the first
 - 5 transistor connected to a reference potential supplied by a DC voltage source;
 - a diode, anode of the diode connected to the base of the first transistor and cathode of the diode receives the input signal;
 - a second transistor having a base, an emitter and a collector, the collector of the second
 - 10 transistor connected to the reference potential supplied by the DC voltage source and provides the control voltage;
 - a Zener diode, anode of the Zener diode connected to the base of the second transistor and cathode of the Zener diode connected to the collector of the first transistor;
 - a capacitor connected between cathode of the Zener diode and ground terminal; wherein
 - during positive half cycle of the input signal, the diode is reverse biased and thus the reference
 - 15 voltage is applied to the base of the first transistor causing the first transistor to turn ON as a result of which the Zener diode remains in inactive mode as voltage across the capacitor remains zero causing the second transistor to be remain OFF whereby the circuit outputs a high control voltage at the collector of the second transistor, and during negative half cycle of the input signal, the diode is forward biased causing the first transistor to turn OFF as a result
 - 20 of which the reference voltage is applied across the capacitor and the Zener diode starts conducting when voltage across the capacitor reaches to breakdown voltage of the Zener diode causing the second transistor to turn ON whereby the circuit outputs a low control voltage at the collector of the second transistor.

- 25 2. The circuit as claimed in claim 1, wherein the base and the collector of the first transistor are connected to the DC voltage source through respective resistors.

3. The circuit as claimed in claim 1, wherein the collector of the second transistor is connected to the DC voltage source through a resistor.
- 5 4. The circuit as claimed in claim 1, wherein the first transistor and the second transistor are NPN type transistors.
5. A regulator rectifier comprising:
 - a first rectification unit configured to rectify positive cycle of an AC input;
 - 10 a second rectification unit configured to rectify negative cycle of the AC input;
 - the circuit as claimed in claim 1; and
 - a driver unit connected to collector of the second transistor and configured to trigger the second rectification unit during negative cycle of the AC input whereby the second rectification unit rectifies the negative cycle of the AC input.

ABSTRACT**A Circuit for Generating a Control Voltage Depending on Voltage Phase of an Input Signal**

The present invention provides a circuit for generating a control voltage depending on voltage
5 phase of an input signal. The circuit comprises a first transistor; a second transistor, a diode, a
Zener diode and a capacitor. Base and collector of first transistor along with collector of second
transistor are connected to a DC voltage source. Anode of the diode is connected to base of the
first transistor and cathode of the diode receives the input signal. Anode of the Zener diode is
connected to the base of the second transistor and cathode of the Zener diode connected to the
10 collector of the first transistor. The capacitor is connected between cathode of the Zener diode
and ground terminal. During positive half cycle and negative half of input signal, the circuit
outputs a high control voltage and a low control voltage respectively.

Reference Fig. 2




Figure 1




Figure 2




Figure 3




Figure 4