

Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/US2006/010861

International filing date: 24 March 2006 (24.03.2006)

Document type: Certified copy of priority document


Document details: Country/Office: US
Number: 11/090,708
Filing date: 25 March 2005 (25.03.2005)

Date of receipt at the International Bureau: 15 May 2006 (15.05.2006)

Remark: Priority document submitted or transmitted to the International Bureau in compliance with Rule 17.1(a) or (b)



1463994



THE UNITED STATES OF AMERICA

TO ALL TO WHOM THESE PRESENTS SHALL COME:

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

May 09, 2006

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE.

APPLICATION NUMBER: 11/090,708

FILING DATE: March 25, 2005

RELATED PCT APPLICATION NUMBER: PCT/US06/10861

THE COUNTRY CODE AND NUMBER OF YOUR PRIORITY APPLICATION, TO BE USED FOR FILING ABROAD UNDER THE PARIS CONVENTION, IS US11/090,708



Certified by

Under Secretary of Commerce
for Intellectual Property
and Director of the United States
Patent and Trademark Office

032505
14230 U.S. PTO

UTILITY PATENT APPLICATION TRANSMITTAL	Attorney Docket No.:	GS 205
	First Inventor:	Benson Wang
	Title:	PROCESS FOR FORMING A PLANAR DIODE USING ONE MASK
	Express Mail Label No.:	EV 592747912 US

(Only for new nonprovisional applications under 37 CFR 1.53(b))

APPLICATION ELEMENTS (see MPEP chapter 600 concerning utility patent application contents)	ADDRESS TO: Mail Stop Patent Application Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450
--	--

1. <input type="checkbox"/> Fee Transmittal Form in duplicate (Submit an original and a duplicate for fee processing) 2. <input type="checkbox"/> Applicant claims small entity status See 37 CFR 1.27 3. <input checked="" type="checkbox"/> Specification Total Pages <input type="text" value="9"/> (preferred arrangement set forth below) -Descriptive title of the invention -Cross Reference to Related Applications -Statement Regarding Fed sponsored R&D -Reference to sequence listing, a table, -Background of the Invention -Brief Summary of the Invention -Brief Description of the Drawings (if filed) -Detailed Description -Claim(s) -Abstract of the Disclosure 4. <input checked="" type="checkbox"/> Drawing(s) Total Sheets <input type="text" value="4"/> 5. Oath or Declaration a. <input type="checkbox"/> Newly executed (original or copy) b. <input type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) (for continuation/ divisional with Box 18 completed) i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b). 6. <input type="checkbox"/> Application Data Sheet under 37 CFR 1.76	7. <input type="checkbox"/> CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix) 8. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence (if applicable, all necessary) a. <input type="checkbox"/> Computer Readable Form (CFR) b. <input type="checkbox"/> Specification Sequence Listing on: i. <input type="checkbox"/> CD-ROM or CD-4 (2 copies); ii. <input type="checkbox"/> or paper c. <input type="checkbox"/> Statements verifying identify of above copies ACCOMPANYING APPLICATION PARTS 9. <input type="checkbox"/> Assignment Papers (cover sheet & document(s)) 10. <input type="checkbox"/> 37 CFR 3.73(b) <input type="checkbox"/> Power of Attorney Statement (when there is an assignee) 11. <input type="checkbox"/> English Translation Document (if applicable) 12. <input type="checkbox"/> IDS <input type="checkbox"/> Copies of IDS Citations 13. <input type="checkbox"/> Preliminary Amendment 14. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) 15. <input type="checkbox"/> Certified Copy of Priority Document 16. <input type="checkbox"/> Nonpublication Request under 35 U.S.C. 122(b)(2)(B)(i). Applicant must attach form PTO/SB/35 or its equivalent. 17. <input type="checkbox"/> Other: _____ _____ _____ _____
--	---

18. IF A CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:

Continuation
 Divisional
 Continuation-in- Part (CIP)
 Prior Appl. No.

Prior Appl. information:
 Examiner:
 Group/Art Unit:

For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

19. CORRESPONDENCE ADDRESS

<input checked="" type="checkbox"/> Customer Number or Bar Code Label	<input type="text" value="27774"/>	or	<input type="checkbox"/> Correspondence address below
Name	Mayer Fortkort & Williams, PC		
Address	251 North Avenue West, 2 nd Floor		
City	Westfield	State	NJ
Country	USA	Telephone	908-518-7700
		Fax	908-518-7795
Name	Stuart H. Mayer	Registration No.	35,277
SIGNATURE	<i>Stuart H. Mayer</i>	Date	3/25/05

113268 U.S. PTO
 11/090708
 032505

CERTIFICATE OF MAILING BY "EXPRESS MAIL" (37 CFR 1.10)

Applicant(s): Benson Wang et al.

Docket No.

GS 205


Application No.
UnassignedFiling Date
Filed HerewithExaminer
UnassignedCustomer No.
27774Group Art Unit
UnassignedInvention: **PROCESS FOR FORMING A PLANAR DIODE USING ONE MASK**

I hereby certify that the following correspondence:

New U.S. Patent Application

(Identify type of correspondence)

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on

03/25/2005*(Date)*Marjorie Scariati*(Typed or Printed Name of Person Mailing Correspondence)*
*(Signature of Person Mailing Correspondence)*EV 592747912 US*("Express Mail" Mailing Label Number)***Note: Each paper must have its own certificate of mailing.**

PROCESS FOR FORMING A PLANAR DIODE
USING ONE MASK

BACKGROUND OF THE INVENTION

[0001] The present invention relates to a wafer-level process for fabricating semiconductor planar devices such as diodes and, more particularly, concerns a simplified wafer level process for fabricating planar diodes from semiconductor.

[0002] Diodes are mass produced in great numbers every year. As a high volume component found in virtually every electrical device of any complexity, the market for diodes is very large, competitive, and sensitive to pricing pressure. Manufacturers must produce these devices both with sufficient reliability and low cost to satisfy the competitive demands of the marketplace. Currently, one known process for manufacturing diodes from semiconductor chips entails the use of several photolithographic steps employing a mask, each of which increases the cost of manufacture.

[0003] A specific example of one such known process is a standard glass passivated pallet process employing three masking steps, and is illustrated in the process flow diagram of Figure 1. Beginning in step 1 with a wafer of silicon 10, the wafer is doped in step 2 so as to provide P+, N, and N+ regions (respectively indicated as 12, 14, and 16 in Figure 1). Prior to the first photolithographic step 3, a protective oxide layer is provided in the form of an oxide coating 18. After baking, developing, and hard baking, a first mask is used to generate the structure shown in the figure after step 3, in which windows 19 are opened up in the oxide layer 18. In step 4 these windows are etched to form grids in the silicon wafer, defining the intended boundaries of each diode.

[0004] In step 5, a layer 20 of polynitride is deposited to prepare the surface for step 6, the second photolithographic step in which a mask is employed. Here, a layer of glass powder 22 is deposited along the grid as indicated, baked under high pressure and fired (step 7).

[0005] In step 8, a low temperature oxide chemical vapor deposition process is used to overlay an oxide (silicon dioxide) on the surface to protect the glass for step 9, the third photolithographic step in which a mask is employed (here to deposit a polymer coating).

[0006] Contact etching and photoresist etching is performed in step 10, exposing the P+ and N+ surfaces, which are then coated with nickel plating in step 11 to provide ohmic contacts.

[0007] This known process requires three photolithographic steps in which a precision mask is employed. The repeated use of masks and the care with which they must be used is a substantial component in the cost of the finished product produced by this process.

[0008] Demand persists for diodes that can be manufactured using simpler and cheaper processes

SUMMARY OF THE INVENTION

[0009] The present invention includes embodiments that provide a planar diode and methods for its manufacture. The device comprises: (a) a substrate of a first conductivity type (preferably an N-type conductivity silicon substrate) and a doped, centrally located region of a second conductivity type (preferably a P+-type region) defining a P/N junction therebetween; (b) a nickel plating on the underside of the substrate and along the doped region of the substrate which corresponds to the second conductivity type; (c) an oxide coating on the peripheral portion of the top side of the substrate adjacent the doped central portion; and (d) a coating of a passivating material such as polyimide on top of the oxide on the top side of the substrate, the passivating material extending partially over the P/N junction. Boron may be employed as a dopant in this invention.

[0010] According to another embodiment of the invention, a method of forming a planar diode is provided. The method comprises: (a) providing a substrate of a first conductivity type; (b) depositing a layer of oxide over the substrate; (c) using a mask to expose the central portion of the oxide layer for etching; (d) removing the central portion of the oxide via etching; (e) forming a P/N junction in the substrate via window diffusion; (f) plating nickel onto the window and on the opposite side of the substrate; and (g) coating the remaining oxide and a portion of the plating on a side of the substrate with a passivating agent, such as a polyimide

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The present invention will become more readily apparent from the following detailed description taken in conjunction with the accompanying drawings in which:

[0012] Fig. 1 is a schematic view of a known process for manufacturing planar diodes.

[0013] Fig. 2 is a schematic view of a first embodiment of a process for the manufacture of diodes according to the principles of the invention.

[0014] Fig. 3 is a schematic view of a second embodiment of a process for the manufacture of diodes according to the principles of the invention.

DETAILED DESCRIPTION OF THE INVENTION

[0015] The present invention is directed both to a process for manufacturing planar diodes and the diodes so manufactured. One advantage associated with the present invention is that it requires the use of only one mask in contrast to other approaches which require more, thereby resulting in a more economical and reliable process for manufacturing planar diodes. Not only does the use of a single mask simplify the process, but it requires less equipment as well, as only a single conventional photolithographic aligner is required by this process. According to one aspect of the invention, a coating is provided of passivating material such as polyimide in order to enhance the resistance of the device to mechanical and environment stresses and moisture. This results in a more economical and reliable process for manufacturing planar diodes.

[0016] Fig. 2 illustrates a process for such manufacture in accordance with an embodiment of the present invention. The process begins at step 101 with a wafer 100, typically made of silicone (although the process can be employed with other semiconductive materials).

[0017] In step 102, the upper surface is oxidized in a known manner to provide an oxide layer 110 of silicon dioxide. (The lower surface may optionally be oxidized as well.)

[0018] Next, in step 103, a photoresist 120 is developed for contact etching. This is the only step in the process in which a mask is employed.

[0019] In step 104, contact etching exposes a window 112 in the oxide layer. Through this layer, a P/N junction is formed in step 105 via window diffusion, thus creating P+, N, and N+ type regions 114, 116, and 118 respectively, as is known in the art.

Alternatively, different impurities can be employed to create a N/P junction comprising N+, P, and P+ type regions.

[0020] Ohmic contacts 132 and 134 are provided in step 106 via nickel plating, as is known in the art. The oxide 110 acts as a mask for the deposition of the metal contact 132 and is self-aligned to the P/N junction without need of an additional mask for metallization along the window 112.

[0021] By the end of step 106, a functional diode has been produced. However, in order to passivate the surface and thus provide a more reliable and durable device, a polyimide coating 140 is added in step 107 via the screen printing method (which is less expensive than the use of a mask). The polyimide coating serves to protect the device, and in particular, the P/N junction, against contamination and moisture. Optionally, and to further protect the nickel surface against corrosion, a gold plating may be applied to the exposed nickel surfaces.

[0022] By reducing the number of masks that are employed to one, the resulting planar diodes are cheaper to manufacture.

[0023] According to one example, the dimensions of the diode may be as follows:

Layer	Thickness (approx., and in microns)
Oxide	2.0
photoresist	5.0
P+	50.0
N+	100.0
Polyimide	10.0
Nickel/Gold	2.0

[0024] Figure 3 illustrates an alternative embodiment of the invention, in which steps 201 – 206 are identical to steps 101 – 106, both in process and in resulting intermediate structures. This process begins at 201 with a wafer. In step 202, the upper surface is oxidized in a known manner to provide an oxidized layer. In step 203, a photoresist 120 is developed for contact etching. This is the only step in the process in which a mask is employed. In step 204, contact etching exposes a window in the oxide layer. Through

Docket: GS 205

this layer, a P/N junction is formed in step 205 via window diffusion, thus creating P+, N, and N+ type regions. Ohmic contacts are provided in step 206 via nickel plating.

[0025] The process diverges from that shown in Figure 2 in step 207, in which the remaining oxide layer 110 is stripped off. Removing the layer of oxide at this point has the advantage of enabling the removal of contaminants that may have infiltrated between the oxide and the silicon, thereby providing a cleaner P/N junction. Then, in step 208, a passivating layer of polyimide 240 is applied directly to the exposed silicon, overlapping some with the upper contact 132.

[0026] Although various embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and are within the purview of the appended claims without departing from the spirit and intended scope of the invention. For example, this approach could be applied to the manufacture of different kinds of semiconductor devices such as transient voltage suppressors, thyristors, and transistors.

WHAT IS CLAIMED IS:

1. A diode comprising:

- (a) a substrate of a first conductivity type and a doped region of a second conductivity type defining a P/N junction therebetween;
- (b) nickel plating on the underside of the substrate and along a central portion of a top side of the substrate overlying the doped region of the second conductivity type;
- (c) an oxide coating on the peripheral portion of the top side of the substrate adjacent the central portion; and
- (d) a coating of a passivating material along the oxide on the top side of the substrate, the passivating material extending partially over the P/N junction.

2. The diode of claim 1, wherein said first conductivity type has N-type conductivity and said second conductivity type has P-type conductivity.

3. The diode of claim 1, wherein said doped region is doped with boron.

4. The diode of claim 1, wherein the passivating material is polyimide.

5. A diode comprising:

- (a) a substrate of a first conductivity type and a doped region of a second conductivity type;
- (b) metal plating on the underside of the substrate and along a central portion of the top side of the substrate which corresponds to the doped region of the second conductivity type; and
- (c) a coating of a passivating material on top of the oxide on the top side of the substrate, the passivating material extending partially over the doped region.

6. The diode of claim 5, wherein said first conductivity type is N-type conductivity and said second conductivity type is P-type conductivity.

7. The diode of claim 5, wherein said doped region is doped with boron.

8. The diode of claim 5, wherein the passivating material is polyimide.
9. A method of forming a planar diode comprising:
 - providing a substrate of a first conductivity type;
 - depositing a layer of oxide over the substrate;
 - using a mask to expose the central portion of the oxide layer for etching;
 - removing the central portion of the oxide via etching;
 - diffusing dopants into the substrate via window diffusion to form a region having a second conductivity type;
 - plating a metal onto the window and on the opposite side of the substrate; and
 - coating the remaining oxide and a portion of the plating on a side of the substrate with a passivating agent.
10. The method of claim 9, wherein the passivating agent is polyimide.
11. The method of claim 9, wherein said first conductivity type has N-type conductivity and said second conductivity type has P-type conductivity.
12. The method of claim 9, wherein the metal comprises nickel.
13. A method of forming a planar diode comprising:
 - providing a substrate of a first conductivity type;
 - depositing a layer of oxide over the substrate;
 - using a mask to expose a selected portion of the oxide layer for etching;
 - diffusing dopants into the substrate via window diffusion;
 - plating nickel onto the window and on the opposite side of the substrate;
 - removing the oxide; and
 - coating a portion of the substrate and a portion of the plating on a side of the substrate with a passivating agent.
14. The method of claim 13, wherein the passivating agent is polyimide.

Docket: GS 205

15. The method of claim 13, wherein said first conductivity type is N-type conductivity and the doping provides a second conductivity type that is of the is P-type conductivity


Docket: GS 205

ABSTRACT

A planar diode and method of making the same employing only one mask. The diode is formed by coating a substrate with an oxide, removing a central portion of the oxide to define a window through which dopants are diffused. The substrate is given a Ni/Au plating to provide ohmic contact surfaces, and the oxide on the periphery of the window is coated with a polyimide passivating agent overlying the P/N junction.

Fig 1

Standard GPP Process Flow



BEST AVAILABLE COPY

Fig 1 (continued)




Figure 2






Figure 3



BEST AVAILABLE COPY