CORRECTED VERSION*

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : **H02N 13/00, H01L 21/00** — A1

(11) International Publication Number: **WO 97/23945**

(43) International Publication Date: 3 July 1997 (03.07.97)

(21) International Application Number: PCT/US96/20883

(22) International Filing Date: 20 December 1996 (20.12.96)

(30) Priority Data:
08/577,382 22 December 1995 (22.12.95) US

(71) Applicant: LAM RESEARCH CORPORATION [US/US]; 4650 Cushing Parkway, Fremont, CA 94538-6470 (US).

(72) Inventors: SHUFFLEBOTHAM, Paul, Kevin; 1575 Willowdale Drive, San Jose, CA 95118 (US). BARNES, Michael, Scott; Apartment 706, 405 Davis Court, San Francisco, CA 94111 (US).

(74) Agent: PETERSON, James, W.; Burns, Doane, Swecker & Mathis, L.L.P., P.O. Box 1404, Alexandria, VA 22313-1404 (US).

(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
With international search report.
Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: LOW VOLTAGE ELECTROSTATIC CLAMP FOR SUBSTRATES SUCH AS DIELECTRIC SUBSTRATES

(57) Abstract

An electrostatic clamp (10) for dielectric substrates (12) is operated with a low voltage electric source by reducing the width of electrode lines (14) to less than 100 μm and by reducing the spacing between adjacent electrode lines to less than 100 μm. The electrostatic clamp (10) includes an array of electrodes (14) such as aluminum formed on a base of insulating material (12) such as glass and covered by an insulating layer (24) such as nitride which covers and protects the electrodes. Electrical contacts (16, 18) apply voltages of opposite polarities to alternating electrode lines (14) to create a non-uniform electric field which causes a dielectric substrate (22) to be pulled toward the region of highest electric field. The reduced width electrode lines and spacings are created by the use of microlithographic techniques including thin film deposition and etching for formation of the electrode and the coating layers.



* (Referred to in PCT Gazette No. 41/1997, Section II)

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia
AT	Austria
AU	Australia
BB	Barbados
BE	Belgium
BF	Burkina Faso
BG	Bulgaria
BJ	Benin
BR	Brazil
BY	Belarus
CA	Canada
CF	Central African Republic
CG	Congo
CH	Switzerland
CI	Côte d'Ivoire
CM	Cameroon
CN	China
CS	Czechoslovakia
CZ	Czech Republic
DE	Germany
DK	Denmark
EE	Estonia
ES	Spain
FI	Finland
FR	France
GA	Gabon
GB	United Kingdom
GE	Georgia
GN	Guinea
GR	Greece
HU	Hungary
IE	Ireland
IT	Italy
JP	Japan
KE	Kenya
KG	Kyrgystan
KP	Democratic People's Republic of Korea
KR	Republic of Korea
KZ	Kazakhstan
LI	Liechtenstein
LK	Sri Lanka
LR	Liberia
LT	Lithuania
LU	Luxembourg
LV	Latvia
MC	Monaco
MD	Republic of Moldova
MG	Madagascar
ML	Mali
MN	Mongolia
MR	Mauritania
MW	Malawi
MX	Mexico
NE	Niger
NL	Netherlands
NO	Norway
NZ	New Zealand
PL	Poland
PT	Portugal
RO	Romania
RU	Russian Federation
SD	Sudan
SE	Sweden
SG	Singapore
SI	Slovenia
SK	Slovakia
SN	Senegal
SZ	Swaziland
TD	Chad
TG	Togo
TJ	Tajikistan
TT	Trinidad and Tobago
UA	Ukraine
UG	Uganda
US	United States of America
UZ	Uzbekistan
VN	Viet Nam

LOW VOLTAGE ELECTROSTATIC CLAMP FOR SUBSTRATES SUCH AS DIELECTRIC SUBSTRATES

Field of the Invention

The present invention relates to an electrostatic clamp for holding substrates in a vacuum processing chamber, and more particularly, the present invention relates to a low voltage electrostatic clamp for clamping dielectric
5 substrates.

Description of the Related Art

Vacuum processing chambers are generally used for etching and chemical vapor depositing (CVD) of materials on substrates by supplying an etching or deposition gas to the vacuum chamber and application of an RF field
10 to the gas. Examples of parallel plate, transformer coupled plasma (TCP), and electron-cyclotron resonance (ECR) reactors are disclosed in commonly owned U.S. Patent Nos. 4,340,462; 4,948,458; and 5,200,232. The substrates are held in place within the vacuum chamber during processing by substrate holders. Conventional substrate holders include mechanical clamps and electrostatic
15 clamps (ESC). Examples of mechanical clamps and ESC substrate holders are provided in commonly owned U.S. Patent No. 5,262,029 and commonly owned U.S. Application No. 08/401,524 filed on March 10, 1995. Substrate holders in the form of an electrode can supply radiofrequency (RF) power into the chamber, as disclosed in U.S. Patent No. 4,579,618.

20 Mechanical clamps generally employ a clamp ring which surrounds the substrate and presses down on the top surface of the substrate around its periphery. Further examples of mechanical clamping rings are disclosed in U.S. Patent Nos. 4,615,755; 5,013,400; and 5,326,725. Due to the fact that these known mechanical clamps cover the edge portions of the substrate, mechanical
25 clamps reduce the area of the substrate which is able to be processed. Some additional drawbacks of mechanical clamps are that the clamp ring may cause damage to the edge of the substrate or may cause particles to become dislodged and contaminate the substrate in the chamber. Although mechanical clamps are suitable for use in many applications with small substrates, when large
30 substrates such as flat panel displays are processed using mechanical clamps, the

panels may have a tendency to become bowed due to the supply of pressurized gas used for increasing thermal conduction between the substrate and the water cooled substrate holder.

Substrates used to make flat panel displays may have dimensions of
5 about 320mm x 340mm, 360mm x 465mm, or as large as 600mm x 720mm with thicknesses of 0.7mm or 1.1mm and such substrates can be used for lap top computer screens. A discussion of flat panel display processing can be found in an article by Y. Kuo entitled "Reactive ion etching technology in thin-film-transistor processing," IBM J. Res. Develop., V. 36, No. 1, January 1992. In the
10 past, these large flat panel display substrates have been held in place in processing chambers by the use of mechanical clamps. However, mechanical clamps have the disadvantages discussed above.

Substrates including flat panel displays and smaller substrates can be cooled by the substrate holder during certain processing steps. Such cooling is
15 performed by the application of an inert gas, such as helium, between the substrate holder and the opposed surface of the substrate. For instance, see U.S. Patent Nos. 5,160,152; 5,238,499; 5,350,479; and 5,534,816. The cooling gas typically fills channels or a pattern of grooves in the substrate holder and applies a back pressure to the substrate which tends to cause the substrate to
20 become bowed upward at the center when the substrate is held only along the edges by a mechanical clamping apparatus. This bowing effect is even more pronounced for large substrates such as the type used to make flat panel displays. The bowing of the panel is undesirable since it causes non-uniform heat transfer to the substrate holder thus adversely affecting the processing of
25 the panel.

Electrostatic chucks are used for holding semiconducting and conducting substrates in place in a vacuum chamber in situations where it is desirable to avoid a clamping ring which extends over a portion of the substrate upper surface. Electrostatic chucks of the monopolar type utilize a single electrode.
30 For instance, see U.S. Patent No. 4,665,463. Electrostatic chucks of the bipolar type utilize mutual attraction between two electrically charged capacitor plates

which are separated by a dielectric layer. For instance, see U.S. Patent Nos. 4,692,836 and 5,055,964. An electrostatic chuck generally comprises an electrode with a dielectric layer formed on the electrode. A substrate of conductive or semiconductive material which is placed on the dielectric layer is attracted toward the electrode. Although this electrostatic attraction can be obtained between semiconducting and conducting substrates and an electrostatic chuck, this type of electrostatic attraction cannot be obtained with dielectric materials. With respect to conducting and semiconducting substrates, electrostatic chucks are beneficial because they exert a holding force on the entire substrate which counteracts the force of the cooling gas applied to the back of the substrate and does not cause the substrate to bow or warp.

The benefits of an electrostatic chuck would be highly desirable for use with flat panel displays. However, because flat panel displays are generally made of non-conductive materials, such as glass, conventional electrostatic chucks cannot be used.

Summary of the Invention

The device according to the present invention addresses the disadvantages of the prior art by providing an electrostatic clamp which may be used for dielectric substrates. The electrostatic clamp can be used in a variety of manufacturing processes such as etching, plasma CVD, thermal CVD, RTP, implantation, sputtering, resist stripping, resist coating, lithography, substrate handling, etc. The electrostatic clamp according to the present invention operates at low voltages thereby avoiding problems associated with high voltage ESC systems.

According to one aspect of the present invention, an electrostatic clamp for clamping dielectric substrates includes an array of electrodes formed on a base, wherein the width of each of the electrodes in the array of electrodes is less than approximately 100 μm, and the spacing between the electrodes is less than approximately 100 μm. A source of electrical power is connected to alternating electrodes in the array of electrodes.

According to another aspect, the present invention involves an electrostatic clamp for clamping dielectric substrates including an array of electrodes formed on a base, each of the electrodes in the array of electrodes having an electrode width and a spacing between the electrodes, and an
5 insulating layer covering the array of electrodes. A first source of electrical power is connected via a first electrical contact to alternating electrodes in the array of electrodes and a second source of electrical power is connected via a second electrical contact to remaining electrodes in the array of electrodes which are not connected to the first power source. The power sources apply voltages
10 of opposite polarity and magnitudes of less than 1 kV to the first and second electrical contacts, wherein the electrode width and spacing is small enough that less than 1 kV applied to the first and second electrical contacts provides a sufficient clamping force to clamp a dielectric substrate while opposing an opposite force of at least 2 Torr of backside pressure.
15 According to another aspect of the invention, a method of making an electrostatic clamp includes depositing a thin metal film on an electrically insulting substrate, forming an array of electrodes by etching the thin metal film by the use of micro-lithographic technologies, wherein the electrodes which are formed by the etching have widths of less than approximately 100 µm, and
20 spacings between the electrodes are less than approximately 100 µm. The array of electrodes is coated with an insulating film such as silicon nitride, aluminum oxide, silicon dioxide and/or boron nitride and alternating electrodes are connected to a common electrical contact.

The invention also provides a method of processing a substrate in a
25 process chamber having an electrostatic clamp for supporting the substrate during processing thereof, wherein the method comprises: supplying a substrate to the process chamber at a position above the electrostatic clamp, the clamp including electrodes having widths of less than approximately 100 µm and spacings between electrodes of less than approximately 100 µm; clamping the
30 substrate by supplying sufficient electrical power to the clamp to electrostatically attract the substrate against the upper surface of the clamp; and

processing the substrate. The process can further include supplying a heat transfer gas between the lower surface of the substrate and the upper surface of the clamp. For instance, the upper surface of the substrate can be etched or coated during the processing step. The process chamber can be part of an ECR reactor, TCP reactor or parallel plate reactor. The clamp can be a bipolar electrostatic chuck and the substrate can be a glass panel suitable for use in making a flat panel display or a semiconductor wafer. The clamp can be supplied DC voltage of 50 to 1000 volts during the clamping step. In order to cool the substrate, helium gas can be supplied to a space between the lower surface of the substrate and the upper surface of the clamp by passing the helium through one or more channels in the clamp.

Brief Description of the Drawings

The invention will be described in greater detail with reference to the accompanying drawings in which like elements bear like reference numerals, and wherein:

FIG. 1 is a top view of an electrostatic clamp according to the present invention wherein electrode lines are enlarged for clarity;

FIG. 2 is a cross-sectional side view of the electrostatic clamp taken along line 2-2 of FIG. 1;

FIG. 3 is a graph of the electrostatic pressure in Torr versus applied voltage in volts for an electrostatic clamp according to the present invention having 10 μm wide electrode lines and spaces between the electrodes of 20, 50, 100, and 200 μm;

FIG. 4 is a graph of electrostatic pressure in Torr versus applied voltage in volts for an electrostatic clamp according to the present invention having 10 μm wide electrode lines and spaces between the electrodes of 5, 10, 20, and 40 μm;

FIG. 5 is an enlarged side view of an electrostatic clamp showing the electric fields created;

FIG. 6 is an enlarged side sectional view of the electrostatic clamp according to the present invention; and

FIG. 7 is a graph of the effect of applied voltage on electrostatic clamp performance for two variations of the present invention.

5 **Detailed Description of the Preferred Embodiments**

The present invention provides an electrostatic clamp 10 as shown in FIGS. 1 and 2 which can be used to clamp substrates such as large dielectric substrates within a processing chamber such as a vacuum chamber. Dielectric objects can be electrostatically clamped by immersing the dielectric object in a 10 non-uniform electric field. The non-uniform electric field produces a force which tends to pull the dielectric object into the region of the highest electric field.

The electrostatic clamp 10 according to the present invention includes a base 12 of dielectric material such as glass, alumina, etc., on which a plurality 15 of electrodes 14 of electrically conductive material such as aluminum, copper, tungsten, etc., are formed as spaced-apart lines on the base. Preferably, the pattern of the electrodes 14 formed on the base 12 is an interdigitated pattern of two sets of alternating parallel conductor lines. However, other electrode patterns, such as a concentric circular pattern or an irregular pattern can also be 20 used. The pattern may be interrupted by lifter pin holes (not shown) or other features which may be located on the surface of the electrostatic clamp 10. To provide power of opposite polarity to the two sets of conductor lines, electrical connectors 16,18 passing through holes in the base connect the conductor lines to suitable power sources. The contacts can thus deliver the desired voltage to 25 the electrostatic clamp 10. Alternating electrodes 14 in the electrode array are connected to one electrical contact 16, while opposite alternating electrodes are connected to the other of the electrical contacts 18.

As shown in FIG. 5, adjacent electrodes 14 are oppositely charged by one or more voltage sources connected to the electrical contacts 16,18. The 30 oppositely charged electrodes create a non-uniform electric field 20 above dielectric coating 24. The non-uniform electric field 20 causes a dielectric

workpiece 22 which is placed on the dielectric coating 24 of the electrostatic clamp 10 to be pulled toward the region of the highest electric field. The region of highest electric field is generally located between the oppositely charged electrodes.

5 Conventional electrostatic clamps used for clamping semiconducting or conducting substrates such as silicon wafers include spaced-apart electrode lines with line widths of approximately 3 mm and spacings between lines of approximately 1 mm. If such an electrostatic clamp was used to hold a dielectric substrate, the voltage required to create the necessary clamping force 10 which overcomes the backside pressure applied by the cooling gas would be approximately 5000 volts.

The attractive force generated by known electrostatic clamps on a dielectric workpiece is relatively weak, since conventional manufacturing methods produce electrode lines and spaces between electrode lines which are 15 no less than several hundred microns wide. With such arrangements, thousands of volts are required to hold a dielectric substrate 22 (such as the type used to produce flat panel displays) with the several Torr required to hold the substrate securely on the electrostatic clamp 10. These high voltages are undesirable for a number of reasons including, safety concerns, potential damage to devices 20 being processed on the substrate, added design complexity, high power consumption and high costs associated with design of the electrostatic clamp and electrical circuits capable of delivering and handling the high voltages. High voltages are also undesirable due to the potential to cause arcing or other malfunctions as a result of irregularities in the electrostatic clamp or the 25 processing system.

FIG. 3 illustrates the electrostatic pressure acting on a dielectric substrate for different applied voltages with an electrostatic clamp 10 having electrode line widths of 10 μm. As shown in FIG. 3, when the line width is reduced to 10 μm, an electrostatic pressure of almost 4 Torr can be created by application 30 of only 1000 volts to an electrostatic clamp with a spacing between electrodes of 200 μm. The voltage required to create a desired clamping force can be

progressively decreased by decreasing the spacing between the electrodes to 100 μm, 50 μm and 20 μm, as shown in FIG. 3. The voltages required to operate the electrostatic clamp 10 may be still further reduced by decreasing the spacing between electrodes from 40 μm to 20 μm, 10 μm or 5 μm, as shown in FIG. 4.

5 As explained above, the attractive force generated by electrostatic clamps can be greatly increased by electrode lines and spaces which are substantially smaller than conventional electrostatic clamps. However, conventional manufacturing methods can only produce electrode lines and spaces which are no less than several hundred microns wide. Thus, there is a need in the art for a 10 process capable of providing electrostatic clamps having a large number of closely spaced conductor lines while minimizing the expense of making such lines on a large scale such that the clamp can be used for clamping large dielectric substrates such as flat panel displays. It should be noted, however, that manufacture of electrostatic clamps with small electrode line widths and 15 spacings is further complicated by the requirements in a vacuum processing chamber for vacuum compatibility, high holding forces, good thermal conductivity, and excellent mechanical abrasion resistance.

Semiconductor wafer processing technology is unsuitable for manufacturing devices having dielectric substrates. Thus, in order to achieve 20 extremely small electrode lines with very close spacing over a large area with plasma-compatible materials on a dielectric substrate or base, the electrostatic clamp 10 of the present invention can be manufactured by flat panel display (AMLCD) manufacturing technology. A suitable method of making the electrostatic clamp according to the present invention includes providing a 25 dielectric substrate or base 12 on which the electrodes 14 are formed by pattern micro-lithography and etching using technologies which are generally used AMLCD manufacturing.

An enlarged cross-sectional view of a portion of an electrostatic clamp 10 according to the present invention is shown by way of example in FIG. 6. 30 The electrostatic clamp 10 includes a base 12 which is preferably formed of glass or quartz. The metal electrodes 14 are formed on the base 12 in a manner

which will be described in more detail below. The electrodes 14 are preferably formed of electrically conductive material such as aluminum or polysilicon. However, the electrodes may also be formed of other materials commonly used for electrodes such as Cr, Mo, indium-tin-oxide, or other less common metals. The electrodes 14 are covered with an electrically insulating film 24 which protects the electrodes from abrasion, chemical attack, electrical breakdown and separates the substrate to be processed from the electrodes. The insulating film 24 is preferably formed of PECVD nitride such as silicon nitride, silicon dioxide, boron nitride, aluminum oxide, or combinations thereof. However, other insulating materials, such as SiO_2 or Si_3N_4, may also be used. The use of nitride as a preferred coating is selected because it gives the electrostatic clamp 10 an abrasion resistant upper surface which protects the electrodes 14, the nitride has a high dielectric constant which improves the clamping force applied to the workpiece, and the nitride has a high breakdown voltage.

The electrostatic clamp 10 according to the present invention may be formed by the following sequence of steps: 1) providing a bare clean glass substrate of an appropriate size; 2) deposit a thin metal film on the substrate by sputtering; 3) coat the thin metal film with photo-resist; 4) expose the photo-resist to ultraviolet light through a mask having a desired pattern and subsequently remove unexposed resist; 5) plasma or wet-chemical etch exposed metal, leaving behind an electrode array pattern; 6) strip remaining photo-resist from electrode pattern; 7) coat the electrode pattern with an electrically insulating film; and 8) connect alternating electrodes to electrical contacts. This process by which the electrostatic clamp according to the present invention may be manufactured is set forth by way of example only and is not intended as a limitation.

There are many variations on this process using flat panel display manufacturing methods. However, the variations on the method preferably include the use of micro-lithographic technology for patterning the electrodes in the form of a thin film, and the use of thin film deposition and etching technologies for formation of the electrode and coating layers.

The holding force of the electrostatic clamp according to the present invention increases as 1) the electrode line widths are reduced; 2) the spaces between the electrode lines are reduced; and 3) the coating layers are made thinner. As shown in FIGS. 3 and 4, electrode line widths and spacings of tens 5 of microns result in acceptable clamping forces at tens or hundreds of volts rather than thousands of volts.

The pressure exerted by the electrostatic clamp 10 is also affected by the dielectric constant of the insulating coating. FIG. 7 illustrates the effect of applied voltage on the performance of electrostatic clamp having electrodes with 10 line widths of 10 μm, line spacings of 10 μm, and an insulating nitride coating of 1 μm. The two plots shown in FIG. 7 represent two different embodiments of the present invention having insulating coatings with dielectric constants of 6 and 9. As can be seen in the graph, the higher dielectric constant provides a higher clamping force for the same voltage.

15 While the invention has been described in detail with reference to preferred embodiments thereof, it will be apparent to one skilled in the art that various changes can be made, and equivalents employed without departing from the spirit and scope of the invention.

WHAT IS CLAIMED IS:

1. An electrostatic clamp for clamping dielectric substrates comprising:

an array of spaced-apart and electrically conductive electrodes formed on a dielectric base, wherein the width of each of the electrodes in the array of electrodes is less than approximately 100 μm, and the spacing between the electrodes is less than approximately 100 μm;

an electrical contact connected to a first group of the electrodes and a second electrical contact connected to a second group of the electrodes, the first and second groups of electrodes alternating with respect to each other in the array of electrodes.

2. The electrostatic clamp according to Claim 1, wherein the width of the electrodes is less than approximately 50 μm.

3. The electrostatic clamp according to Claim 1, wherein the spacing between the electrodes is less than approximately 50 μm.

4. The electrostatic clamp according to Claim 1, wherein the spacing between the electrodes is approximately 5 to 20 μm and the width of the electrodes is approximately 5 to 20 μm.

5. The electrostatic clamp according to Claim 1, wherein the array of electrodes is covered with a dielectric insulating layer.

6. The electrostatic clamp according to Claim 5, wherein the insulating layer is formed of silicon nitride, silicon oxide, aluminum oxide, boron nitride or combinations thereof.

7. The electrostatic clamp according to Claim 5, wherein the insulating layer has a thickness of less than 10 μm.

8. The electrostatic clamp according to Claim 5, wherein the insulating layer has a dielectric constant in a range of 6 to 9.

9. The electrostatic clamp according to Claim 1, wherein the base is formed of glass and the array of electrodes is formed of aluminum.

10. An electrostatic clamp for clamping dielectric substrates comprising:

an array of electrodes formed on a base, each of the electrodes in the array of electrodes having an electrode width and a spacing between electrodes;

an insulating layer covering the array of electrodes;

a first electrical contact connected to alternating electrodes in the array of electrodes;

a second electrical contact connected to remaining electrodes in the array of electrodes which are not connected to the first electrical contact;

a voltage source for applying voltages of less than 1 kV to the first and second electrical contacts, wherein the electrode width and spacing is small enough that less than 1 kV applied to the first and second electrical contacts provides a sufficient clamping force to clamp a dielectric substrate against at least 2 Torr of backside pressure.

11. The electrostatic clamp according to Claim 10, wherein the width of the electrodes is less than approximately 100 μm.

12. The electrostatic clamp according to Claim 10, wherein the spacing between the electrodes is less than approximately 100 μm.

13. The electrostatic clamp according to Claim 10, wherein the spacing between the electrodes is approximately 5 to 50 μm and the spacing is approximately 5 to 50 μm.

14. A method of making an electrostatic clamp comprising:

5 depositing a thin metal film on a dielectric substrate;

forming an array of electrodes by etching the thin metal film by micro-lithography, wherein the electrodes which are formed by the etching have widths of less than approximately 100 μm, and spacings between the electrodes are less than approximately 100 μm;

10 coating the electrodes with an electrically insulating film; and

connecting common electrical contacts to alternating electrodes in the array of electrodes.

15. The method of making an electrostatic clamp according to Claim 14, wherein the step of depositing the thin metal film includes depositing the

15 thin metal film by sputtering.

16. The method of making an electrostatic clamp according to Claim 14, wherein the step of etching the thin metal film comprises:

coating the thin metal film with photo-resist;

exposing the photo-resist through a mask;

20 removing the unexposed photo-resist so as to provide exposed metal portions of the metal film; and

etching the exposed metal portions so as to form the array of electrodes from the remainder of the metal film.

17. The method of making an electrostatic clamp according to Claim

25 14, wherein the step of forming an array of electrodes includes forming electrodes wherein the width of the electrodes is approximately 5 to 50 μm.

18. The method of making an electrostatic clamp according to Claim 14, wherein the step of forming an array of electrodes includes forming electrodes wherein the spacing between the electrodes is between 5 and 50 μm.

19. The method of making an electrostatic clamp according to Claim 14, wherein the step of forming an array of electrodes includes forming electrodes having widths of approximately 5 to 20 μm and spacings between the electrodes of approximately 5 to 20 μm.

20. The method of making an electrostatic clamp according to Claim 14, wherein the step of coating the electrodes with an insulating film includes coating the electrodes with a layer of silicon nitride, boron nitride, aluminum oxide and/or silicon dioxide.

21. The method of making an electrostatic clamp according to Claim 14, wherein the step of depositing the thin metal film includes depositing a thin film of aluminum, chromium, tungsten, molybdenum or metal oxide on a glass substrate.

22. A method of processing a substrate in a process chamber having an electrostatic clamp for supporting the substrate during processing thereof, the method comprising:

supplying a substrate to the process chamber at a position above the electrostatic clamp, the clamp including an array of electrodes having conductor widths of less than 100 μm and spaces between the electrodes of less than 100 μm;

clamping the substrate by supplying sufficient voltage to the clamp to electrostatically attract the substrate against the upper surface of the clamp; and

processing an exposed surface of the substrate.

23. The method of Claim 22, further comprising supplying a heat transfer gas between the lower surface of the substrate and the upper surface of the clamp.

24. The method of Claim 22, wherein the upper surface of the substrate is etched in a plasma environment during the processing step.

25. The method of Claim 22, wherein the upper surface of the substrate is coated in a plasma environment during the processing step.

26. The method of Claim 22, wherein the process chamber is part of an ECR reactor, TCP reactor or parallel plate reactor.

27. The method of Claim 22, wherein the clamp is a bipolar electrostatic chuck and the substrate is a glass panel suitable for use in making a flat panel display.

28. The method of Claim 22, wherein the clamp is a bipolar electrostatic chuck and the substrate is a semiconductor wafer.

29. The method of Claim 21, wherein the array of electrodes is supplied DC voltage of less than 1000 volts during the clamping step.

30. The method of Claim 22, wherein helium gas is supplied to a space between the lower surface of the substrate and the upper surface of the clamp by passing the helium through one or more channels in the clamp.

10 12 14 16

2 2

18

FIG. 1



FIG. 2



FIG. 3



FIG. 4



FIG. 5



FIG. 6



FIG. 7

INTERNATIONAL SEARCH REPORT

Interr[illegible]nal Application No
PCT/US 96/20883

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H02N13/00 H01L21/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H02N H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 315 473 A (COLLINS KENNETH S ET AL) 24 May 1994 see column 8, line 5 - line 65; figures 4,5	1,5,6,9, 10,22, 23,28,29
A	WO 91 03833 A (MCNC) 21 March 1991 see page 7, line 19 - line 30 see page 9, line 9 - line 16; figures 1-3	1,5,10, 22
A	EP 0 512 936 A (IBM) 11 November 1992 see column 3, line 8 - line 29; figure 2	1,10
A	EP 0 506 537 A (SHINETSU CHEMICAL CO) 30 September 1992 see column 6, line 39 - column 7, line 58	1,10

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance
"E" earlier document but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O" document referring to an oral disclosure, use, exhibition or other means
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
"&" document member of the same patent family

1

Date of the actual completion of the international search	Date of mailing of the international search report
13 May 1997	16.05.97

Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Zoukas, E

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US 96/20883

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5315473 A	24-05-94	DE 69302028 D	09-05-96
		DE 69302028 T	29-08-96
		EP 0552877 A	28-07-93
		JP 6047642 A	22-02-94
WO 9103833 A	21-03-91	US 5001594 A	19-03-91
EP 0512936 A	11-11-92	US 5155652 A	13-10-92
		DE 69201264 D	09-03-95
		DE 69201264 T	06-07-95
		JP 5109876 A	30-04-93
		JP 7027962 B	29-03-95
EP 0506537 A	30-09-92	JP 4300138 A	23-10-92
		JP 4304942 A	28-10-92