

# (12) International Application Status Report

**Received at International Bureau:** 29 November 2019 (29.11.2019)

**Information valid as of:** 02 September 2020 (02.09.2020)

**Report generated on:** 29 September 2020 (29.09.2020)

**(10) Publication number:**

WO2020/109388

**(43) Publication date:**

04 June 2020 (04.06.2020)

**(26) Publication language:**

English (EN)

**(21) Application Number:**

PCT/EP2019/082748

**(22) Filing Date:**

27 November 2019 (27.11.2019)

**(25) Filing language:**

English (EN)

**(31) Priority number(s):**

62/771,784 (US)

**(31) Priority date(s):**

27 November 2018 (27.11.2018)

**(31) Priority status:**

Priority document received (in compliance with PCT Rule 17.1)

62/771,916 (US)

27 November 2018 (27.11.2018)

Priority document received (in compliance with PCT Rule 17.1)

19305421.0 (EP)

29 March 2019 (29.03.2019)

Priority document received (in compliance with PCT Rule 17.1)

19305420.2 (EP)

29 March 2019 (29.03.2019)

Priority document received (in compliance with PCT Rule 17.1)

**(51) International Patent Classification:**

**B01L 3/00** (2006.01)

**(71) Applicant(s):**

STILLA TECHNOLOGIES [FR/FR]; 1 mail du Professeur Georges Mathé 94800 Villejuif (FR) (*for all designated states*)

**(72) Inventor(s):**

FERNANDEZ, Nicolas; 50 avenue Ledru Rollin 75012 Paris (FR)

FRADET, Étienne; 35 avenue du Docteur Durand 94110 Arcueil (FR)

DANGLA, Rémi; 67 rue de Rochechouart 75009 Paris (FR)

**(74) Agent(s):**

ICOSA; 83 avenue Denfert-Rochereau 75014 Paris (FR)

**(54) Title (EN):** WELLS FOR OPTIMIZED SAMPLE LOADING IN MICROFLUIDIC CHIPS

**(54) Title (FR):** Puits pour chargement d'échantillon optimisé dans des puces microfluidiques

**(57) Abstract:**

**(EN):** The present invention relates to a loading well (320) comprising a lateral wall part (3211) in cross-section parallel to the base plan ( $x/y$ ) and/or a bottom wall part comprising at least one sloped bottom section (32121). The present invention also relates to a microfluidic chip comprising the same; systems comprising the same configured to reduce the dead volume of a drop of sample to be loaded in the microfluidic chip and/or to trap a drop in a defined location; and methods using the same.

**(FR):** La présente invention concerne un puits de chargement (320) comprenant une partie de paroi latérale (3211) en section transversale parallèle au plan de base ( $x/y$ ) et/ou une partie de paroi inférieure comprenant au moins une section inférieure inclinée (32121). La présente invention concerne également une puce microfluidique le comprenant; des systèmes comprenant ceux-ci configurés pour réduire le volume mort d'une goutte d'échantillon à charger dans la puce microfluidique et/ou pour piéger une goutte dans un emplacement défini; et des procédés l'utilisant.

**International search report:**

Received at International Bureau: 24 March 2020 (24.03.2020) [EP]

**International Report on Patentability (IPRP) Chapter II of the PCT:**

Chapter II demand received: 26 August 2020 (26.08.2020)

**(81) Designated States:**

AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW

European Patent Office (EPO) : AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR

African Intellectual Property Organization (OAPI) : BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG

African Regional Intellectual Property Organization (ARIPO) : BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW

Eurasian Patent Organization (EAPO) : AM, AZ, BY, KG, KZ, RU, TJ, TM

**Declarations:**

Declaration of inventorship (Rules 4.17(iv) and 51bis.1(a)(iv)) for the purposes of the designation of the United States of America