

(12) International Application Status Report

Received at International Bureau: 08 October 2017 (08.10.2017)

Information valid as of: 28 August 2019 (28.08.2019)

Report generated on: 19 October 2019 (19.10.2019)

(10) Publication number:

WO2019/066880

(43) Publication date:

04 April 2019 (04.04.2019)

(26) Publication language:

English (EN)

(21) Application Number:

PCT/US2017/054193

(22) Filing Date:

28 September 2017 (28.09.2017)

(25) Filing language:

English (EN)

(51) International Patent Classification:

H01L 29/78 (2006.01); *H01L 29/423* (2006.01); *H01L 29/66* (2006.01)

(71) Applicant(s):

INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, California 95054 (US) *(for all designated states)*

(72) Inventor(s):

MA, Sean T.; 3304 SW Scholls Ferry Road Portland, Oregon 97221 (US)

DEWEY, Gilbert; 920 SE 58th Avenue Hillsboro, Oregon 97123 (US)

RACHMADY, Willy; 10945 SW Nutcracker Court Beaverton, Oregon 97007 (US)

KENNEL, Harold W.; 7320 SW Hunt Club Drive Portland, Oregon 97223 (US)

HUANG, Cheng-Ying; 2501 NW 229th Avenue Hillsboro, Oregon 97124 (US)

METZ, Matthew V.; 18860 NW Aurora Place Portland, Oregon 97229 (US)

MINUTILLO, Nicholas G.; 1245 Main Beaverton, Oregon 97006 (US)

KAVALIEROS, Jack T.; 3734 NW Bronson Crest Loop Portland, Oregon 97229 (US)

MURTHY, Anand S.; 10934 NW Lucerne Court Portland, Oregon 97229 (US)

(74) Agent(s):

BRASK, Justin K.; Schwabe, Williamson & Wyatt, P.C. 1211 SW 5th, Ste 1900 Portland, Oregon 97204 (US)

(54) Title (EN): GROUP III-V SEMICONDUCTOR DEVICES HAVING ASYMMETRIC SOURCE AND DRAIN STRUCTURES

(54) Title (FR): DISPOSITIFS À SEMI-CONDUCTEUR DU GROUPE III-V AYANT DES STRUCTURES DE SOURCE ET DE DRAIN ASYMÉTRIQUES

(57) Abstract:

(EN): Group III-V semiconductor devices having asymmetric source and drain structures and their methods of fabrication are described. In an example, an integrated circuit structure includes a gallium arsenide layer on a substrate. A channel structure is on the gallium arsenide layer. The channel structure includes indium, gallium and arsenic. A source structure is at a first end of the channel structure and a drain structure is at a second end of the channel structure. The drain structure has a wider band gap than the source structure. A gate structure is over the channel structure.

(FR): L'invention porte sur des dispositifs à semi-conducteur du groupe III-V ayant des structures de source et de drain asymétriques, et sur leurs procédés de fabrication. Dans un exemple, une structure de circuit intégré comprend une couche d'arséniure de gallium sur un substrat. Une structure de canal se trouve sur la couche d'arséniure de gallium. La structure de canal comprend de l'indium, du gallium et de l'arsenic. Une structure de source se trouve à une première extrémité de la structure de canal et une structure de drain se trouve à une seconde extrémité de la structure de canal. La structure de drain a une bande interdite plus large que celle de la structure de source. Une structure de grille se trouve au-dessus de la structure de canal.

International search report:

Received at International Bureau: 02 July 2018 (02.07.2018) [KR]

International Report on Patentability (IPRP) Chapter II of the PCT:

Not available

(81) Designated States:

AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW

European Patent Office (EPO) : AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR

African Intellectual Property Organization (OAPI) : BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG

African Regional Intellectual Property Organization (ARIPO) : BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW

Eurasian Patent Organization (EAPO) : AM, AZ, BY, KG, KZ, RU, TJ, TM

Declarations:

Declaration of inventorship (Rules 4.17(iv) and 51bis.1(a)(iv)) for the purposes of the designation of the United States of America