

(12) International Application Status Report

Received at International Bureau: 25 September 2009 (25.09.2009)

Information valid as of: 18 May 2010 (18.05.2010)

Report generated on: 08 May 2021 (08.05.2021)

(10) Publication number:

WO2010/030353

(43) Publication date:

18 March 2010 (18.03.2010)

(26) Publication language:

English (EN)

(21) Application Number:

PCT/US2009/005073

(22) Filing Date:

10 September 2009 (10.09.2009)

(25) Filing language:

English (EN)

(31) Priority number(s):

12/208,152 (US)

(31) Priority date(s):

10 September 2008 (10.09.2008)

(31) Priority status:

Priority document received (in compliance with PCT Rule 17.1)

(51) International Patent Classification:

G06F 9/30 (2006.01); **G06F 12/00** (2006.01)

(71) Applicant(s):

VNS PORTFOLIO LLC [US/US]; 20400 Stevens Creek Blvd., Fifth Floor Cupertino, CA 95014 (US) *(for all designated states except US)*

MOORE, Charles, H. [US/US]; 110 Greene Rd. Sierra City, CA 96125 (US) *(for US only)*

(72) Inventor(s):

MOORE, Charles, H.; 110 Greene Rd. Sierra City, CA 96125 (US)

(74) Agent(s):

HENNEMAN, JR., Larry, E.; Henneman & Associates, PLC 70 N. Main St. Three Rivers, MI 49093 (US)

(54) Title (EN): METHOD AND APPARATUS FOR REDUCING LATENCY ASSOCIATED WITH EXECUTING MULTIPLE INSTRUCTION GROUPS

(54) Title (FR): PROCÉDÉ ET APPAREIL DE RÉDUCTION DE TEMPS D'ATTENTE ASSOCIÉS À L'EXÉCUTION DE GROUPES D'INSTRUCTIONS MULTIPLES

(57) Abstract:

(EN): A method and apparatus for reducing latency in computer processors. The method incorporates a special instruction set that provides an indication of whether a particular instruction is capable of being executed nearly simultaneously with a preceding instruction in the same group. In such a situation, multiple instructions may be executed at a rate faster than expected. A simple apparatus for accomplishing this method is illustrated.

(FR): La présente invention concerne un procédé et un appareil permettant de réduire un temps d'attente dans des processeurs informatiques. Le procédé comprend un ensemble d'instructions particulières qui fournit une indication quant à savoir si une instruction particulière peut être exécutée presque simultanément à une instruction précédente dans le même groupe. Dans une telle situation, plusieurs instructions peuvent être exécutées à une vitesse supérieure à celle prévue. Un simple appareil pour accomplir ce procédé est illustré.

International search report:

Received at International Bureau: 23 April 2010 (23.04.2010) [KR]

International Report on Patentability (IPRP) Chapter II of the PCT:

Not available

(81) Designated States:

AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA,

LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
European Patent Office (EPO) : AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR
African Intellectual Property Organization (OAPI) : BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG
African Regional Intellectual Property Organization (ARIPO) : BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW
Eurasian Patent Organization (EAPO) : AM, AZ, BY, KG, KZ, MD, RU, TJ, TM