WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
1. (WO2002041104) AN INSTRUCTION SET ARCHITECTURE TO AID CODE GENERATION FOR HARDWARE PLATFORMS MULTIPLE HETEROGENEOUS FUNCTIONAL UNITS
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2002/041104    International Application No.:    PCT/US2001/043255
Publication Date: 23.05.2002 International Filing Date: 19.11.2001
Chapter 2 Demand Filed:    14.06.2002    
IPC:
G06F 15/78 (2006.01), G06F 9/38 (2006.01), G06F 9/45 (2006.01)
Applicants: PROCELER, INC. [US/US]; Building 2, Suite 1730, 2727 Paces Ferry Road, Atlanta, GA 30339 (US)
Inventors: PALEM, Krishna; (US).
PATEL, Hitesh; (US).
YALAMANCHILI, Sudhakar; (US)
Agent: GOLDMAN, William, G.; Gray Cary Ware & Freidenrich LLP, 1755 Embarcadero Road, Palo Alto, CA 94303-3340 (US)
Priority Data:
09/715,578 17.11.2000 US
Title (EN) AN INSTRUCTION SET ARCHITECTURE TO AID CODE GENERATION FOR HARDWARE PLATFORMS MULTIPLE HETEROGENEOUS FUNCTIONAL UNITS
(FR) ARCHITECTURE DU JEU D'INSTRUCTIONS DESTINEE A ASSISTER LA GENERATION DE CODE POUR DES PLATEFORMES POSSEDANT DE MULTIPLES UNITES FONCTIONNELLES HETEROGENES
Abstract: front page image
(EN)The present invention affords a system and method for simplifying the development and deployment of high-performance embedded applications on reconfigurable computing systems (100). The invention provides a single, high-level development process, enabling system developers to utilize various programming languages to program both the reconfigurable devices (103-105) and the microprocessor (102) of a reconfigurable computing system.
(FR)L'invention concerne un système et un procédé permettant de simplifier le développement et le déploiement d'applications intégrées de haute performance sur des systèmes informatiques reconfigurables. L'invention concerne un processus de développement unique, de haut niveau, permettant aux developpeurs de systèmes d'utiliser divers langages de programmation pour programmer à la fois des dispositifs reconfigurables et le microprocesseur d'un système informatique reconfigurable.
Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
African Regional Intellectual Property Org. (ARIPO) (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (EAPO) (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (EPO) (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR)
African Intellectual Property Organization (OAPI) (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)